CY7C1648KV18 Search Results

CY7C1648KV18 Price and Stock

Filter by Manufacturer


Cypress Semiconductor CY7C1648KV18-450BZC CY7C1648KV18-450BZC
Distributors	Part	Package	Stock	Lead Time	Min Order Qty	Price	Buy
Verical	CY7C1648KV18-450BZC		325		1	1 $402.0125 10 $402.0125 100 $402.0125 1000 $402.0125 10000 $402.0125	Buy Now
Cypress Semiconductor CY7C1648KV18-400BZC CY7C1648KV18-400BZC
Distributors	Part	Package	Stock	Lead Time	Min Order Qty	Price	Buy
Verical	CY7C1648KV18-400BZC		121		2	1 - 10 $349.5625 100 $349.5625 1000 $349.5625 10000 $349.5625	Buy Now
Cypress Semiconductor CY7C1648KV18-400BZXC SRAM Chip Sync Single 1.8V 144M-bit 8M x 18 0.45ns 165-Pin FBGA Tray
Distributors	Part	Package	Stock	Lead Time	Min Order Qty	Price	Buy
Verical	CY7C1648KV18-400BZXC		81		1	1 $384.5375 10 $384.5375 100 $384.5375 1000 $384.5375 10000 $384.5375	Buy Now

CY7C1648KV18 Datasheets (1)

Part	ECAD Model	Manufacturer	Description	Curated	Datasheet Type	PDF
CY7C1648KV18-400BZXC		Cypress Semiconductor	Memory, Integrated Circuits (ICs), IC SRAM 144MBIT 400MHZ 165FBGA		Original	PDF

CY7C1648KV18 Datasheets Context Search

Catalog Datasheet	Type	Document Tags	PDF
3M Touch Systems Abstract: No abstract text available Text: CY7C1646KV18, CY7C1657KV18 CY7C1648KV18, CY7C1650KV18 144-Mbit DDR II+ SRAM 2-Word Burst Architecture 2.0 Cycle Read Latency 144-Mbit DDR II+ SRAM 2-Word Burst Architecture (2.0 Cycle Read Latency) Features Configurations • 144-Mbit density (16 M x 8, 16 M × 9, 8 M × 18, 4 M × 36)	Original	CY7C1646KV18, CY7C1657KV18 CY7C1648KV18, CY7C1650KV18 144-Mbit CY7C1646KV18 CY7C1657KV18 CY7C1648KV18 3M Touch Systems	PDF
Untitled Abstract: No abstract text available Text: CY7C1648KV18 CY7C1650KV18 144-Mbit DDR II+ SRAM Two-Word Burst Architecture 2.0 Cycle Read Latency 144-Mbit DDR II+ SRAM Two-Word Burst Architecture (2.0 Cycle Read Latency) Features • JTAG 1149.1 compatible test access port Phase locked loop (PLL) for accurate data placement	Original	CY7C1648KV18 CY7C1650KV18 144-Mbit 450-MHz	PDF
Untitled Abstract: No abstract text available Text: CY7C1648KV18 CY7C1650KV18 144-Mbit DDR II+ SRAM Two-Word Burst Architecture 2.0 Cycle Read Latency 144-Mbit DDR II+ SRAM Two-Word Burst Architecture (2.0 Cycle Read Latency) Features • JTAG 1149.1 compatible test access port ■ Phase locked loop (PLL) for accurate data placement	Original	CY7C1648KV18 CY7C1650KV18 144-Mbit 450-MHz	PDF
3M Touch Systems Abstract: No abstract text available Text: CY7C1648KV18 CY7C1650KV18 144-Mbit DDR II+ SRAM Two-Word Burst Architecture 2.0 Cycle Read Latency 144-Mbit DDR II+ SRAM Two-Word Burst Architecture (2.0 Cycle Read Latency) Features • JTAG 1149.1 compatible test access port ■ Phase locked loop (PLL) for accurate data placement	Original	CY7C1648KV18 CY7C1650KV18 144-Mbit 450-MHz 3M Touch Systems	PDF