Please enter a valid full or partial manufacturer part number with a minimum of 3 letters or numbers

    FD1S Search Results

    SF Impression Pixel

    FD1S Price and Stock

    OMRON Industrial Automation E52-CA12AFD1S2-2M

    THERMOCOUPLE K TYPE 1MM DIA 2M C
    Distributors Part Package Stock Lead Time Min Order Qty Price Buy
    DigiKey E52-CA12AFD1S2-2M Bag 3 1
    • 1 $201.41
    • 10 $201.41
    • 100 $169.3124
    • 1000 $169.3124
    • 10000 $169.3124
    		Buy Now

    OMRON Industrial Automation E52-CA12AFD1S10-5M

    THERMOCOUPLE K TYPE 1MM DIA 5M
    Distributors Part Package Stock Lead Time Min Order Qty Price Buy
    DigiKey E52-CA12AFD1S10-5M Bag 3 1
    • 1 $147.29
    • 10 $147.29
    • 100 $121.9826
    • 1000 $121.9826
    • 10000 $121.9826
    		Buy Now

    OMRON Industrial Automation E52-CA6AFD1S2-1M

    THERMOCOUPLE K TYPE 1MM DIA 1M C
    Distributors Part Package Stock Lead Time Min Order Qty Price Buy
    DigiKey E52-CA6AFD1S2-1M Bag 2 1
    • 1 $186.6
    • 10 $186.6
    • 100 $155.925
    • 1000 $155.925
    • 10000 $155.925
    		Buy Now

    OMRON Industrial Automation E52-CA6AFD1S2-2M

    THERMOCOUPLE K TYPE 1MM DIA 2M C
    Distributors Part Package Stock Lead Time Min Order Qty Price Buy
    DigiKey E52-CA6AFD1S2-2M Bag 2 1
    • 1 $197.06
    • 10 $197.06
    • 100 $165.375
    • 1000 $165.375
    • 10000 $165.375
    		Buy Now

    OMRON Industrial Automation E52-CA12AFD1S1-1M

    THERMOCOUPLE K TYPE 1MM DIA 1M C
    Distributors Part Package Stock Lead Time Min Order Qty Price Buy
    DigiKey E52-CA12AFD1S1-1M Bag 2 1
    • 1 $139.87
    • 10 $139.87
    • 100 $115.6738
    • 1000 $115.6738
    • 10000 $115.6738
    		Buy Now
    Find more FD1S price and stock on Findchips.com

    FD1S Datasheets Context Search

    Catalog Datasheet MFG & Type Document Tags PDF

    sck 056

    Abstract: jk flip flop SCK 055 SCK 206 datasheet d flip flop SCK 054 SCK 084 056
    Text: FLIP-FLOPS Cell List Cell Name Function Description FD1 D Flip-Flop with 1X Drive FD1D2 D Flip-Flop with 2X Drive FD1CS D Flip-Flop with Scan Clock, 1X Drive FD1CSD2 D Flip-Flop with Scan Clock, 2X Drive FD1S D Flip-Flop with Scan, 1X Drive FD1SD2 D Flip-Flop with Scan, 2X Drive


    Original     		STD131 sck 056 jk flip flop SCK 055 SCK 206 datasheet d flip flop SCK 054 SCK 084 056 PDF

    sl 0380

    Abstract: sck 057 439 datasheet d flip flop Q 371 Transistor SCK 084 056 SCK 164 T Flip-Flop
    Text: FLIP-FLOPS Cell List Cell Name Function Description FD1_LP D Flip-Flop with 1X Drive FD1D2_LP D Flip-Flop with 2X Drive FD1CS_LP D Flip-Flop with Scan Clock, 1X Drive FD1CSD2_LP D Flip-Flop with Scan Clock, 2X Drive FD1S_LP D Flip-Flop with Scan, 1X Drive


    Original     		STDL130 sl 0380 sck 057 439 datasheet d flip flop Q 371 Transistor SCK 084 056 SCK 164 T Flip-Flop PDF

    011U

    Abstract: LSI coreware library ARM11 lsi logic ARM11 "instruction set summary" armv5te cp14 ARM coprocessor
    Text: DATASHEET 0.11µ ARM966E-S Processor cw001163_1_0 October 2004 Preliminary DB08-000257-00 This document is preliminary. As such, it contains data derived from functional simulations and performance estimates. LSI Logic has not verified either the functional descriptions, or the electrical and mechanical specifications using


    Original     		ARM966E-STM cw001163 DB08-000257-00 DB08-000257-00, ARM966E-S 011U LSI coreware library ARM11 lsi logic ARM11 "instruction set summary" armv5te cp14 ARM coprocessor PDF

    LSI53C141

    Abstract: D3318 LSI53C120 LSI53C876 LSI53C895 SD12 SD14
    Text: TECHNICAL MANUAL LSI53C141 SCSI Bus Expander Version 2.1 November 2000 S14013.A This document contains proprietary information of LSI Logic Corporation. The information contained herein is not to be used by or disclosed to third parties without the express written permission of an officer of LSI Logic Corporation.


    Original     		LSI53C141 S14013 DB14-000082-01, LSI53C141 D-33181 D-85540 D3318 LSI53C120 LSI53C876 LSI53C895 SD12 SD14 PDF

    LSI Logic SAS 1068

    Abstract: 87XX module engenio 84XX 98XX 83XX Series lsi 1078
    Text: USER’S GUIDE MegaRAID SAS Device Driver Installation June 2009 80-00163-01 Rev.D This document contains proprietary information of LSI® Corporation. The information contained herein is not to be used by or disclosed to third parties without the express written permission of an officer of LSI Corporation.


    Original     		PDF

    CODE VHDL TO LPC BUS INTERFACE

    Abstract: FD1S3IX schematic symbols LCMXO256C TQFP100 simple vhdl project
    Text: FPGA Schematic and HDL Design Tutorial Lattice Semiconductor Corporation 5555 NE Moore Court Hillsboro, OR 97124 503 268-8000 November 2008 Copyright Copyright 2008 Lattice Semiconductor Corporation. This document may not, in whole or part, be copied, photocopied,


    Original     		PDF

    CLDCCJ

    Abstract: THA1006 THA1008 vhdl code for 8-bit serial adder CMOS 4000 Series family databook "X-Fab" Core cell library books schmitt trigger cmos cmos 4000 series databook LQFP-44 mQFP-80 to plcc 48
    Text: Gate Array Series THA1006 Description The THA1006 Gate Array Series is a CMOS metal programmable array product targeting high performance, low cost and high complexity applications. The THA1006 series is based on 0.6 micron 2 or 3 layer metal CMOS technology.


    Original     		THA1006 THA1006 CLDCCJ THA1008 vhdl code for 8-bit serial adder CMOS 4000 Series family databook "X-Fab" Core cell library books schmitt trigger cmos cmos 4000 series databook LQFP-44 mQFP-80 to plcc 48 PDF

    TDA 7378

    Abstract: TDA 7822 block diagram baugh-wooley multiplier tda 12062 equivalent for tda 4858 ic free transistor equivalent book STD-80 4856 a 14 PIN DIP W908 LSI CMOS Technology
    Text: D • A • T • A • B • O • O • K STD80/STDM80 0.5µm 5V/3.3V Standard Cell Library April 1997 V SAMSUNG SAMSUNG ASIC STD80/STDM80 0.5µm 5V/3.3V Standard Cell Library Data Book  1997 Samsung Electronics Co., Ltd. All rights reserved. No part of this document may be reproduced, in any form or by any means, without the prior


    Original     		STD80/STDM80 notice10. TDA 7378 TDA 7822 block diagram baugh-wooley multiplier tda 12062 equivalent for tda 4858 ic free transistor equivalent book STD-80 4856 a 14 PIN DIP W908 LSI CMOS Technology PDF

    113 y

    Abstract: HA 1329 QN-08 1329 y-448 AO2222
    Text: Appendix Maximum Fanouts C Maximum Fanouts of Internal Macrocells Maximum Fanouts of Internal Macrocells When input tR/tF = 0.147ns, one fanout (SL = 0.00866pF) Cell Name ad2 ad2b ad2bd2 ad2bd4 ad2bd8 ad2d2 ad2d4 ad2d8 ad3 ad3d2 ad3d4 ad4 ad4d2 ad4d4 ad5


    Original     		147ns, 00866pF) ao211 ao2111 ao2111d2 ao211d2 ao211d4 ao21d2 ao21d4 ao221 113 y HA 1329 QN-08 1329 y-448 AO2222 PDF

    AO211

    Abstract: IX 3354 AO222 ND2D2
    Text: Revision History Based on Hard Copy . - First Edition(V1.0) : June 2001 • Chapter 1 : Introduction(V1.0) • Chapter 2 : DC Electrical Characteristics(V1.1) • Chapter 3 : Internal Macrocells(V2.1) • Chapter 4 : Input/Output Cells(V2.1) • Chapter 5 : Compiled Macrocells(V1.1)


    Original     		STD131 AO211 IX 3354 AO222 ND2D2 PDF

    tl 0741

    Abstract: 2062 USB adc 809 lpg 889 TAG 8734 ao21 ND2D2 schematic diagram display samsung TAG 8518 sj 2517 transistor
    Text: Introduction 1 Table of Contents 1.1 Library Description . 1-1 1.2 Features . 1-2


    Original     		STDL130 tl 0741 2062 USB adc 809 lpg 889 TAG 8734 ao21 ND2D2 schematic diagram display samsung TAG 8518 sj 2517 transistor PDF

    GCK 164

    Abstract: samsung 649 ao21 OA21D
    Text: Appendix Maximum Fanouts C Maximum Fanouts of Internal Macrocells Maximum Fanouts of Internal Macrocells When input tR/tF = 0.204ns, one fanout (SL = 0.00486pF, wire load = 0.048pF, 0.048pF is correspondent with 300µm wire) Cell Name ad2_lp ad2b_lp ad2bd2_lp


    Original     		204ns, 00486pF, 048pF, 048pF ao2111 ao2111d2 ao211d2 ao211d4 ao21d2 ao21d4 GCK 164 samsung 649 ao21 OA21D PDF

    MX2D2

    Abstract: OA2111 AO222 AO211 STD130 CHAPTER 1 Introduction to Power Semiconductors standard cell library samsung soc
    Text: Revision History Based on Hard Copy . - First Edition(V1.0) : June 2001 • Chapter 1 : Introduction(V1.0) • Chapter 2 : DC Electrical Characteristics(V1.1) • Chapter 3 : Internal Macrocells(V2.1) • Chapter 4 : Input/Output Cells(V2.1) • Chapter 5 : Compiled Macrocells(V3.1)


    Original     		STD130 MX2D2 OA2111 AO222 AO211 STD130 CHAPTER 1 Introduction to Power Semiconductors standard cell library samsung soc PDF

    TDA 9361 PS

    Abstract: tda 2974 LD5Q ci 8602 gn block diagram TDA 2265 5.1 AUDIO AMP TDA 2030 TDA 7877 TDA 0200 circuit TDA 9594 TDA 2088
    Text: V S MSUNG STD130 ELECTRONICS STD130 Standard Cell 0.18um System-On-Chip ASIC Dec 2000, V2.0 Features 1.8/2.5/3.3V - Leff= 0.15um, Ldrawn = 0.18um Device - Up to 23 million gates - Power dissipation :24nW/MHz 3.3/5.0V - Gate Delay : 48ps @ 1.8V, 1SL Device


    Original     		STD130 STD130 24nW/MHz ARM920T/ARM940T, TDA 9361 PS tda 2974 LD5Q ci 8602 gn block diagram TDA 2265 5.1 AUDIO AMP TDA 2030 TDA 7877 TDA 0200 circuit TDA 9594 TDA 2088 PDF

    CTC 880

    Abstract: vhdl coding for analog to digital converter design pure "sine wave" power inverter PURE SINE WAVE inverter schematic diagram sine wave inverter using pic 16C450 16C550 ARM920T ARM940T IEEE1284
    Text: Introduction 1 Table of Contents 1.1 Library Description . 1-1 1.2 Features . 1-2


    Original     		STD111 CTC 880 vhdl coding for analog to digital converter design pure "sine wave" power inverter PURE SINE WAVE inverter schematic diagram sine wave inverter using pic 16C450 16C550 ARM920T ARM940T IEEE1284 PDF

    FD2S

    Abstract: STD80 74XX STDL80 STDM80 half adder 74xx FD1S IVCD11 transistor 131 74xx ttl
    Text: Intrduction to STD80/STDM80 1 Table of Contents Library Description. 1-1 Features. 1-1


    Original     		STD80/STDM80 FD2S STD80 74XX STDL80 STDM80 half adder 74xx FD1S IVCD11 transistor 131 74xx ttl PDF

    dl2d

    Abstract: AO222 AO211 LD1A STD110 Samsung 546 FD2QD2
    Text: Revision History - First Edition: March 1999 - Second Edition: February 2000 • Library name change MDL110 into STD110 • All characteristic values are updated with mass product line characteristics. • Add high density compiled memories to second edition. chapter 5


    Original     		MDL110 STD110 PLL2013X dl2d AO222 AO211 LD1A STD110 Samsung 546 FD2QD2 PDF

    transistor nd8

    Abstract: BT4R ISB28000 bt8c pMOS NAND GATE MUX21L AN720 BUT12 BUT18 BUT24
    Text: ISB28000 SERIES HCMOS EMBEDDED ARRAY PRELIMINARY DATA FEATURES Combines Standard Cell features with Sea Of Gates time to market. 0.7 micron triple layer metal HCMOS process featuring self-aligned twin tub N and P wells, low resistance polysilicide gates and thin metal oxide.


    Original     		ISB28000 transistor nd8 BT4R bt8c pMOS NAND GATE MUX21L AN720 BUT12 BUT18 BUT24 PDF

    3,6v sl-386

    Abstract: transistor SL-100 tda 9592 FD6S ao21 KG80 KGM80 equivalent transistor S 2000N CL 473 kt 501
    Text: D • A • T • A • B • O • O • K KG80/KGM80 0.5µm 5V/3.3V Gate Array Cell Library April 1997 V SAMSUNG SAMSUNG ASIC KG80/KGM80 0.5µm 5V/3.3V Gate Array Cell Library Data Book  1997 Samsung Electronics Co., Ltd. All rights reserved. No part of this document may be reproduced, in any form or by any means, without the prior


    Original     		KG80/KGM80 3,6v sl-386 transistor SL-100 tda 9592 FD6S ao21 KG80 KGM80 equivalent transistor S 2000N CL 473 kt 501 PDF

    ORCA fpga

    Abstract: PLC in vhdl code vhdl code for combinational circuit vhdl code for Clock divider for FPGA msc sdf new ieee programs in vhdl and verilog system design using pll vhdl code
    Text: Last Link Previous Next ORCA FPGA Express Interface Manual ispLEVER® version 3.0 For Use With Synopsys® FPGA Express™ version 3.5 or lower, ORCA 2002, and ispLEVER 2.0 and higher Technical Support Line: 1-800-LATTICE or 408-826-6002 international


    Original     		1-800-LATTICE ORCA fpga PLC in vhdl code vhdl code for combinational circuit vhdl code for Clock divider for FPGA msc sdf new ieee programs in vhdl and verilog system design using pll vhdl code PDF

    jk 13001 TRANSISTOR

    Abstract: jk 13001 13001 S 6D TRANSISTOR jk 13001 h signo 723 operation manual jk 13001 E bd4 lsi logic 0 281 020 099 SIS transistors 13001 s bd 13001 S 6D TRANSISTOR circuit
    Text: LSI LOGIC LCA500K Prelim inary D esig n M anual June 1995 S304 A0 4 O O n s t M h3? This document contains proprietary information of LSI Logic Corporation. The information contained herein is not to be used by or disclosed to third parties without the express written permission of an officer of LSI Logic Corporation.


    OCR Scan     		LCA500K 043/G LCA500K jk 13001 TRANSISTOR jk 13001 13001 S 6D TRANSISTOR jk 13001 h signo 723 operation manual jk 13001 E bd4 lsi logic 0 281 020 099 SIS transistors 13001 s bd 13001 S 6D TRANSISTOR circuit PDF

    LCA100K

    Abstract: 748 transistor on LSI CMOS GATE ARRAY LCA100139 LCA100188 LCA100237 for the construction of cmos logic gates SIGNAL PATH designer
    Text: LSI LOGIC LSI Logic Corporation 1551 McCarthy Blvd Milpitas CA 95035 LCA100K Compacted Array Plus Series 0.7-Micron HCMOS 408.433.8000 Telex 172153 Advance Information Description The LCA100K Compacted Array Plus series is an HCM O S array-based ASIC product offering extremely


    OCR Scan     		LCA100K 748 transistor on LSI CMOS GATE ARRAY LCA100139 LCA100188 LCA100237 for the construction of cmos logic gates SIGNAL PATH designer PDF

    74ls82

    Abstract: 74245 BIDIRECTIONAL BUFFER IC 74ls150 ph 4531 diode 4583 dual schmitt trigger ic D flip flop 7474 74245 BUFFER IC ic 7483 BCD adder data sheet ic 74139 Quad 2 input nand gate cd 4093
    Text: General Features The SCxD4 series of high perform ance CM O S gate arrays offers the user the ability to realise custom ised VLSI inte­ grated circuits featuring the speed perform ance previously obtainable only with bipo lar tech nolog ies whilst retaining all


    OCR Scan     		PDF

    Untitled

    Abstract: No abstract text available
    Text: M T C - 2 2 0 0 0 C M O S 0 .7 n Standard Cell Family Services CMOS Family Features • Technology: CMOS 0 .7 m icron, double or triple la y e r m etal digital or m ix e d a n a lo g /d ig ita l processes, featu rin g self­ aligned tw in tub N an d P w ells, polycide or polysilicon


    OCR Scan     		I08CR 08SCR PDF