Please enter a valid full or partial manufacturer part number with a minimum of 3 letters or numbers

    FLIP-FLOP JK Search Results

    FLIP-FLOP JK Result Highlights (5)

    Part ECAD Model Manufacturer Description Download Buy
    74ACT11175DW Rochester Electronics LLC D Flip-Flop, Visit Rochester Electronics LLC Buy
    SN54LS107J Rochester Electronics LLC J-K Flip-Flop Visit Rochester Electronics LLC Buy
    MC2125FB2 Rochester Electronics LLC MC2125 - J-K Flip-Flop Visit Rochester Electronics LLC Buy
    SN74HC534DW-G Rochester Electronics LLC 74HC534 - Octal D-Type Flip-Flop Visit Rochester Electronics LLC Buy
    74LS574N Rochester Electronics 74LS574 - Octal D-Type Flip Flop Visit Rochester Electronics Buy

    FLIP-FLOP JK Datasheets Context Search

    Catalog Datasheet MFG & Type PDF Document Tags

    sck 056

    Abstract: jk flip flop SCK 055 SCK 206 datasheet d flip flop SCK 054 SCK 084 056
    Text: FLIP-FLOPS Cell List Cell Name Function Description FD1 D Flip-Flop with 1X Drive FD1D2 D Flip-Flop with 2X Drive FD1CS D Flip-Flop with Scan Clock, 1X Drive FD1CSD2 D Flip-Flop with Scan Clock, 2X Drive FD1S D Flip-Flop with Scan, 1X Drive FD1SD2 D Flip-Flop with Scan, 2X Drive


    Original     		PDF STD131 sck 056 jk flip flop SCK 055 SCK 206 datasheet d flip flop SCK 054 SCK 084 056

    sck 057

    Abstract: SCK 084 056 SCK 164 STDH150 FD4S
    Text: FLIP-FLOPS Cell List Cell Name Function Description FD1 D Flip-Flop with 1X Drive FD1D2 D Flip-Flop with 2X Drive FD1D4 D Flip-Flop with 4X Drive FD1CS D Flip-Flop with Scan Clock, 1X Drive FD1CSD2 D Flip-Flop with Scan Clock, 2X Drive FD1CSD4 D Flip-Flop with Scan Clock, 4X Drive


    Original     		PDF STDH150 sck 057 SCK 084 056 SCK 164 STDH150 FD4S

    j-k flip flop clock toggle

    Abstract: d flip flop datasheet d flip flop Q 371 Transistor sck 084 SCK 084 056 sl 100 transistor STD150 FD4S
    Text: FLIP-FLOPS Cell List Cell Name Function Description FD1 D Flip-Flop with 1X Drive FD1D2 D Flip-Flop with 2X Drive FD1D4 D Flip-Flop with 4X Drive FD1CS D Flip-Flop with Scan Clock, 1X Drive FD1CSD2 D Flip-Flop with Scan Clock, 2X Drive FD1CSD4 D Flip-Flop with Scan Clock, 4X Drive


    Original     		PDF STD150 j-k flip flop clock toggle d flip flop datasheet d flip flop Q 371 Transistor sck 084 SCK 084 056 sl 100 transistor STD150 FD4S

    sl 0380

    Abstract: sck 057 439 datasheet d flip flop Q 371 Transistor SCK 084 056 SCK 164 T Flip-Flop
    Text: FLIP-FLOPS Cell List Cell Name Function Description FD1_LP D Flip-Flop with 1X Drive FD1D2_LP D Flip-Flop with 2X Drive FD1CS_LP D Flip-Flop with Scan Clock, 1X Drive FD1CSD2_LP D Flip-Flop with Scan Clock, 2X Drive FD1S_LP D Flip-Flop with Scan, 1X Drive


    Original     		PDF STDL130 sl 0380 sck 057 439 datasheet d flip flop Q 371 Transistor SCK 084 056 SCK 164 T Flip-Flop

    MC100EL35

    Abstract: k 3555 HEL35 KL35 MC10EL35
    Text: MC10EL35, MC100EL35 5V ECL JK Flip-Flop Description The MC10EL/100EL35 is a high speed JK flip-flop. The J/K data enters the master portion of the flip-flop when the clock is LOW and is transferred to the slave, and thus the outputs, upon a positive transition


    Original     		PDF MC10EL35, MC100EL35 MC10EL/100EL35 MC10EL35/D MC100EL35 k 3555 HEL35 KL35 MC10EL35

    HEL35

    Abstract: MC100EL35 KL35 MC10EL35 KEL35 transistor k 4110
    Text: MC10EL35, MC100EL35 5V ECL JK Flip-Flop Description The MC10EL/100EL35 is a high speed JK flip-flop. The J/K data enters the master portion of the flip-flop when the clock is LOW and is transferred to the slave, and thus the outputs, upon a positive transition


    Original     		PDF MC10EL35, MC100EL35 MC10EL/100EL35 MC10EL35/D HEL35 MC100EL35 KL35 MC10EL35 KEL35 transistor k 4110

    74LS112A

    Abstract: 74LS112 SN54/74LS112A truth table NOT gate 74 SN54LSXXXJ SN74LSXXXD SN74LSXXXN JD16
    Text: SN54/74LS112A DUAL JK NEGATIVE EDGE-TRIGGERED FLIP-FLOP The SN54 / 74LS112A dual JK flip-flop features individual J, K, clock, and asynchronous set and clear inputs to each flip-flop. When the clock goes HIGH, the inputs are enabled and data will be accepted. The logic level of the


    Original     		PDF SN54/74LS112A 74LS112A 74LS112 SN54/74LS112A truth table NOT gate 74 SN54LSXXXJ SN74LSXXXD SN74LSXXXN JD16

    C1995

    Abstract: DM74ALS DM74ALS109A DM74ALS109AM DM74ALS109AN LS109 M16A N16A
    Text: DM74ALS109A Dual J-K PositiveEdge-Triggered Flip-Flop with Preset and Clear General Description Features The DM54ALS109A is a dual edge-triggered flip-flop Each flip-flop has individual J K clock clear and preset inputs and also complementary Q and Q outputs


    Original     		PDF DM74ALS109A DM54ALS109A C1995 DM74ALS DM74ALS109AM DM74ALS109AN LS109 M16A N16A

    74ls112a

    Abstract: SN54/74LS112A SN54LSXXXJ SN74LSXXXD SN74LSXXXN
    Text: SN54/74LS112A DUAL JK NEGATIVE EDGE-TRIGGERED FLIP-FLOP The SN54 / 74LS112A dual JK flip-flop features individual J, K, clock, and asynchronous set and clear inputs to each flip-flop. When the clock goes HIGH, the inputs are enabled and data will be accepted. The logic level of the


    Original     		PDF SN54/74LS112A 74LS112A SN54/74LS112A SN54LSXXXJ SN74LSXXXD SN74LSXXXN

    74F109

    Abstract: 74F50109 74F50728 74F50729 74F5074 74F74 AN220 pin compatible replacement for the 74F728
    Text: Philips Semiconductors Application note Synchronizing and clock driving solutions – using the 74F50XXX family AN220 THE 74F50XXX FAMILY • 74F5074 synchronizing dual D-type flip-flop • 74F50728 synchronizing cascaded D-type flip-flop • 74F50729 synchronizing dual D-type flip-flop with edge-triggered


    Original     		PDF 74F50XXX AN220 74F5074 74F50728 74F50729 74F50109 SF00609 10MHz. 74F109 74F74 AN220 pin compatible replacement for the 74F728

    DM74ALS

    Abstract: DM74ALS109A DM74ALS109AM DM74ALS109AN LS109 M16A N16A DM74ALS109
    Text: DM74ALS109A Dual J-K Positive-Edge-Triggered Flip-Flop with Preset and Clear General Description Features The DM54ALS109A is a dual edge-triggered flip-flop. Each flip-flop has individual J, K, clock, clear and preset inputs, and also complementary Q and Q outputs.


    Original     		PDF DM74ALS109A DM54ALS109A DM74ALS DM74ALS109A DM74ALS109AM DM74ALS109AN LS109 M16A N16A DM74ALS109

    74107 pin diagram

    Abstract: CI 74107 74ls107 pin configuration 74LS107 TTL 74107 2RD22 74107 LS107 1N3064 1N916
    Text: Signetics 74107, LS107 Flip-Flops Dual J-K Flip-Flop Product Specification Logic Products DESCRIPTION The ’107 is a dual flip-flop with individual J, K, Clock and direct Reset inputs. The 74107 is a positive pulse-triggered flip­ flop. JK information is loaded into the


    OCR Scan     		PDF LS107 74LS107 1N916, 1N3064, 500ns 74107 pin diagram CI 74107 pin configuration 74LS107 TTL 74107 2RD22 74107 LS107 1N3064 1N916

    Untitled

    Abstract: No abstract text available
    Text: 54LS109 Signetics Flip-Flop Dual J-K Positive Edge-Triggered Flip-Flop Product Specification Military Logic Products DESCRIPTION The 54LS109 is a dual positive edge-trig­ gered JK-type flip-flop featuring individual J, K, Clock, Set and Reset inputs; also


    OCR Scan     		PDF 54LS109 54LS109 54LSXXX 500ns S15ns 1N916 1N3064,

    74107 pin diagram

    Abstract: 74107 74LS107 74107 flip flop H/CI 74107 pin configuration 74LS107 1N3064 1N916 74LS LS107
    Text: 74107, LS107 Signetics Flip-Flops Dual J-K Flip-Flop Product Specification Logic Products DESCRIPTION Th e '1 0 7 is a dual flip-flop with individual J, K, Clock and direct R eset inputs. The 7 4 1 0 7 Is a positive pulse-triggered flip­ flop. JK information is loaded into the


    OCR Scan     		PDF 74LS107 1N916, 1N3064, 500ns 74107 pin diagram 74107 74107 flip flop H/CI 74107 pin configuration 74LS107 1N3064 1N916 74LS LS107

    Untitled

    Abstract: No abstract text available
    Text: M SS DUAL JK NEGATIVE EDGE-TRIGGERED FLIP-FLOP DESCRIPTION The T54LS/T74LS112A is a dual JK flip-flop fea­ turing individual J, K, clock, and asynchronous set and clear inputs to each flip-flop. When the clock goes HIGH, the inputs are enabled and data will


    OCR Scan     		PDF T54LS/T74LS112A T54LS112AD2 T74LS112A T74LS112AD1 T74LS112AM1 T74LS1Clock

    54F109

    Abstract: No abstract text available
    Text: Philips Semiconductors Military FAST Products Product specification Flip-flop 54F109 DESCRIPTION The JK design allows operation as a D flip-flop by tying the J and K inputs together. The 54F109 is a dual positive edge-triggered JK*type flip-flop featuring individual J, K, Clock, Set and Reset inputs, and


    OCR Scan     		PDF 54F109 54F109 500ns

    MC100EL35

    Abstract: No abstract text available
    Text: MOTOROLA SEMICONDUCTOR TECHNICAL DATA JK Flip-Flop MC10EL35 MC100EL35 The MC10EL/100EL35 is a high speed JK flip-flop. The J/K data enters the master portion of the flip-flop when the clock is LOW and is transferred to the slave, and thus the outputs, upon a positive transition of


    OCR Scan     		PDF MC10EL35 MC100EL35 MC10EL/100EL35 525ps b3b7255 175fi3 DL140â MC100EL35

    Untitled

    Abstract: No abstract text available
    Text: Signetics 54F113 Flip-Flop Dual J-K Negative Edge-Triggered Flip-Flop Without Reset Product Specification Military Logic Products DESCRIPTION The 54F113 is a dual J-K negative edge-triggered flip-flop featuring indi­ vidual J, K, Set and Clock inputs. The


    OCR Scan     		PDF 54F113 54F113 500ns

    MC100EL35

    Abstract: No abstract text available
    Text: MOTOROLA SEMICONDUCTOR TECHNICAL DATA JK Flip-Flop MC10EL35 MC100EL35 The MC10EL7100EL35 is a high speed JK flip-flop. The J/K data enters the master portion of the flip-flop when the clock is LOW and is transferred to the slave, and thus the outputs, upon a positive transition of


    OCR Scan     		PDF MC10EL35 MC100EL35 MC10EL7100EL35 525ps DL140 MC100EL35

    Untitled

    Abstract: No abstract text available
    Text: Signetics FAST 74F112 Flip-Flop Dual J-K Negative Edge-triggered Flip-Flop Product Specification FAST Products DESCRIPTION The 74F112, Dual N egative Edge-Triggered JK -Type Flip-Flop, features individ­ ual J, K, C lock C Pn , Set (SQ) and Reset (Rn ) inputs, true (Qn) and com plem entary


    OCR Scan     		PDF 74F112 100MHz 74F112, 500ns

    TC40H076AP

    Abstract: AH120 A140S TC40H076P TC40H76AP
    Text: TOSHIBA INTEGRATED CIRCUIT TECHNICAL DATA Æ TC40H076P/F TC40H076AP/AF C2MOS DIGITAL INTEGRATED CIRCUIT SILICON MONOLITHIC TC40H076 TC40H076A DUAL J-K FLIP-FLOP PULSE TRIGGER TYPE DUAL J-K FLIP-FLOP (EDGE TRIGGER TYPE) The TC40H076 is a dual J-K flip-flop with


    OCR Scan     		PDF TC40H076P/F TC40H076AP/AF TC40H076 TC40H076A TC40H076A, 3d13a-p) TC40H076AP AH120 A140S TC40H076P TC40H76AP

    MC100EL35

    Abstract: No abstract text available
    Text: bPE D MOTOROLA m SEMICONDUCTOR b3b?25E OG^SObö 73b IM0T4 MOTOROLA SC LOGIC 1 TECHNICAL DATA JK Flip-Flop MC10EL35 MC100EL35 The MC10EL/100EL35 is a high speed JK flip-flop. The J/K data enters the master portion of the flip-flop when the clock is LOW and is


    OCR Scan     		PDF MC10EL35 MC100EL35 MC10EL/100EL35 525ps MC100EL35

    MC100EL35

    Abstract: No abstract text available
    Text: MOTOROLA SEMICONDUCTOR TECHNICAL DATA JK Flip-Flop M C10EL35 M C100EL35 The MC1OEL/100EL35 is a high speed JK flip-flop. The J/K data enters the master portion of the flip-flop when the clock is LOW and is transferred to the slave, and thus the outputs, upon a positive transition of


    OCR Scan     		PDF C10EL35 C100EL35 MC1OEL/100EL35 525ps BR1330 MC100EL35

    Untitled

    Abstract: No abstract text available
    Text: m jé National Semiconductor DM74AS109 Dual J-K Positive-Edge-Triggered Flip-Flop with Preset and Clear General Description Features The ’AS109 is a dual edge-triggered flip-flop. Each flip-flop has individual J, K, clock, clear and preset inputs, and also


    OCR Scan     		PDF DM74AS109 AS109