Please enter a valid full or partial manufacturer part number with a minimum of 3 letters or numbers

    LH5402 Search Results

    SF Impression Pixel

    LH5402 Price and Stock

    Sharp Microelectronics of the Americas LH540202D-15

    Distributors Part Package Stock Lead Time Min Order Qty Price Buy
    Bristol Electronics LH540202D-15 101
    • 1 -
    • 10 -
    • 100 -
    • 1000 -
    • 10000 -
    		Get Quote

    Sharp Microelectronics of the Americas LH540203U-20

    Distributors Part Package Stock Lead Time Min Order Qty Price Buy
    Bristol Electronics LH540203U-20 60
    • 1 -
    • 10 -
    • 100 -
    • 1000 -
    • 10000 -
    		Get Quote

    Sharp Microelectronics of the Americas LH540203D-25

    Distributors Part Package Stock Lead Time Min Order Qty Price Buy
    Bristol Electronics LH540203D-25 45
    • 1 -
    • 10 -
    • 100 -
    • 1000 -
    • 10000 -
    		Get Quote

    Sharp Microelectronics of the Americas LH540203U-15

    Distributors Part Package Stock Lead Time Min Order Qty Price Buy
    Bristol Electronics LH540203U-15 30
    • 1 -
    • 10 -
    • 100 -
    • 1000 -
    • 10000 -
    		Get Quote

    Sharp Microelectronics of the Americas LH540235M-20

    FIFO, 2KX18, 12NS, SYNCHRONOUS, CMOS, PQFP64
    Distributors Part Package Stock Lead Time Min Order Qty Price Buy
    Quest Components LH540235M-20 316
    • 1 $15
    • 10 $15
    • 100 $15
    • 1000 $8.1
    • 10000 $8.1
    		Buy Now
    Find more LH5402 price and stock on Findchips.com

    LH5402 Datasheets (130)

    Part ECAD Model Manufacturer Description Curated Datasheet Type PDF
    LH540202 Sharp CMOS 1024 x 9 Asynchronous FIFO Original PDF
    LH540202-15 Sharp FIFO,1KX9,ASYNCHRONOUS,CMOS,DIP,28PIN,PLASTIC Scan PDF
    LH540202-20 Sharp FIFO,1KX9,ASYNCHRONOUS,CMOS,DIP,28PIN,PLASTIC Scan PDF
    LH540202D-15 Sharp CMOS 1024 x 9 asynchronous FIFO Original PDF
    LH540202D-15 Sharp CMOS 1024 x 9 Asynchronous FIFO Scan PDF
    LH540202D-20 Sharp CMOS 1024 x 9 Asynchronous FIFO Original PDF
    LH540202D-20 Sharp CMOS 1024 x 9 Asynchronous FIFO Scan PDF
    LH540202D-25 Sharp CMOS 1024 x 9 Asynchronous FIFO Original PDF
    LH540202D-25 Sharp CMOS 1024 x 9 Asynchronous FIFO Scan PDF
    LH540202D-35 Sharp CMOS 1024 x 9 Asynchronous FIFO Original PDF
    LH540202D-35 Sharp CMOS 1024 x 9 Asynchronous FIFO Scan PDF
    LH540202D-50 Sharp CMOS 1024 x 9 Asynchronous FIFO Original PDF
    LH540202D-50 Sharp CMOS 1024 x 9 Asynchronous FIFO Scan PDF
    LH540202K-15 Sharp CMOS 1024 x 9 Asynchronous FIFO Original PDF
    LH540202K-15 Sharp CMOS 1024 x 9 Asynchronous FIFO Scan PDF
    LH540202K-20 Sharp CMOS 1024 x 9 Asynchronous FIFO Original PDF
    LH540202K-20 Sharp CMOS 1024 x 9 Asynchronous FIFO Scan PDF
    LH540202K-25 Sharp CMOS 1024 x 9 asynchronous FIFO Original PDF
    LH540202K-25 Sharp CMOS 1024 x 9 Asynchronous FIFO Scan PDF
    LH540202K-35 Sharp CMOS 1024 x 9 Asynchronous FIFO Original PDF
    ...

    LH5402 Datasheets Context Search

    Catalog Datasheet MFG & Type PDF Document Tags

    LH540235

    Abstract: LH540245 6169
    Text: LH540235/45 ADVANCE INFORMATION FEATURES • May be Cascaded for Increased Depth, or 2K x 18 / 4K × 18 Synchronous FIFO Paralleled for Increased Width • Fast Cycle Times: 20/25/35 ns • Pin-Compatible Drop-In Replacements for • 8 mA-IOL High-Drive Three-State Outputs With


    Original     		PDF LH540235/45 IDT72235B/45B 64-PIN LH540235 LH540245 6169

    CMOS ASYNCHRONOUS FIFO 32 PIN

    Abstract: LH540202 32-PIN
    Text: LH540202 CMOS 1024 x 9 Asynchronous FIFO FEATURES FUNCTIONAL DESCRIPTION • Fast Access Times: 15/20/25/35/50 ns The LH540202 is a FIFO First-In, First-Out memory device, based on fully-static CMOS dual-port SRAM technology, capable of storing up to 1024 nine-bit words. It


    Original     		PDF LH540202 LH540202 32PLCC 32-pin, 450-mil 28-pin, 300-mil DIP28-W-300) CMOS ASYNCHRONOUS FIFO 32 PIN 32-PIN

    LH540203

    Abstract: LH5498 32-PIN
    Text: LH540203 CMOS 2048 x 9 Asynchronous FIFO FEATURES FUNCTIONAL DESCRIPTION • Fast Access Times: 15/20/25/35/50 ns The LH540203 is a FIFO First-In, First-Out memory device, based on fully-static CMOS dual-port SRAM technology, capable of storing up to 2048 nine-bit words. It


    Original     		PDF LH540203 LH540203 32PLCC 32-pin, 450-mil 28-pin, 300-mil DIP28-W-300) LH5498 32-PIN

    32-PIN

    Abstract: LH540204 LH5499
    Text: LH540204 CMOS 4096 x 9 Asynchronous FIFO FEATURES FUNCTIONAL DESCRIPTION • Fast Access Times: 20/25/35/50 ns The LH540204 is a FIFO First-In, First-Out memory device, based on fully-static CMOS dual-port SRAM technology, capable of storing up to 4096 nine-bit words. It


    Original     		PDF LH540204 LH540204 indepen447] 32PLCC 32-pin, 450-mil 28-pin, 300-mil 32-PIN LH5499

    LH540235

    Abstract: LH540245 LH543620
    Text: LH540235/45 2048 x 18 / 4096 × 18 Synchronous FIFOs • May be Cascaded for Increased Depth, or FEATURES Paralleled for Increased Width • Fast Cycle Times: 20/25/35 ns • Pin-Compatible Drop-In Replacements for • 16 mA-IOL High-Drive Three-State Outputs


    Original     		PDF LH540235/45 IDT72235B/45B 64TQFP 64-Pin 68-Pin PLCC68-P-S950) LH540245U-20 LH540235 LH540245 LH543620

    32-PIN

    Abstract: LH540203 LH5498
    Text: LH540203 CMOS 2048 x 9 Asynchronous FIFO FEATURES FUNCTIONAL DESCRIPTION • Fast Access Times: 15/20/25/35/50 ns The LH540203 is a FIFO First-In, First-Out memory device, based on fully-static CMOS dual-port SRAM technology, capable of storing up to 2048 nine-bit words. It


    Original     		PDF LH540203 LH540203 32PLCC 32-pin, 450-mil 28-pin, 300-mil DIP28-W-300) 32-PIN LH5498

    high level block diagram for asynchronous FIFO

    Abstract: DIP28-W-300 LH540202 LJH540202
    Text: LH540202 CMOS 1024 X 9 Asynchronous FIFO FEATURES FUNCTIONAL DESCRIPTION • Fast Access Times: 15/20/25/35/50 ns The LH540202 is a FIFO First-In, First-Out memory device, based onfully-staticCMOSdual-portSRAM tech­ nology, capable of storing up to 1024 nine-bit words. It


    OCR Scan     		PDF LH540202 LH5497 ArrVIDT/MS7202 LH5497H 28-Pin, 300-mil 32-Pin 32PLCC high level block diagram for asynchronous FIFO DIP28-W-300 LH540202 LJH540202

    32-PIN

    Abstract: LH540202
    Text: SHARp ^ blE ]> • i w ^ / m o m ô i a Q ? DG1D1MD 6Bb « S R P J /no p r e li m i n a r y I / U 4 - CMOS 5 1 2 x 9 / 1 0 2 4 x 9 Asynchronous FIFO FEATURES FUNCTIONAL DESCRIPTION • Fast Access Times: 15/20/25/35/50 ns The LH540201/02 is a FIFO First-ln, First-Out mem­


    OCR Scan     		PDF S1SD71S D010140 CMOS512x9/1024x9 LH5496/97 Am/IDT/MS7201/02 28-Pin, 300-mil 600-mil 32-PIN LH540202

    n 18k U

    Abstract: 132-QFP
    Text: MEMORIES FIFO Memories T ype C a p a c ity Shallow Asynch. B it c o n fig u ra tio n Model No. O p e ra tin g fre q u e n c y MHz 25 64x8 LH5481 64x9 LH5491 35 0.5k A c c e s s tim e (n s ) 15 D eeper Asynch 20 25 35 50 LH5496 4.5k 512x9 9k 1k x 9 LH540202


    OCR Scan     		PDF LH5481 LH5491 512x9 LH5496 LH540202 LH540203 LH540204 LH540205 LH540215 LH540225 n 18k U 132-QFP

    Untitled

    Abstract: No abstract text available
    Text: LH540206 FEATURES • Fast Access Times: 20/25/35/50 ns • Fast-Fall-Through Time Architecture Based on CMOS Dual-Port SRAM Technology • Input Port and Output Port Have Entirely Independent Timing • Expandable in Width and Depth • Full, Half-Full, and Empty Status Flags


    OCR Scan     		PDF LH540206 IDT7206 IDT7201 LH5496 LH540201 28-Pin, 300-mil 600-mil LH540206

    Untitled

    Abstract: No abstract text available
    Text: LH540205 FEATURES • Fast Access Times: 20/25/35/50 ns • Fast-Fall-Through Time Architecture Based on CMOS Dual-Port SRAM Technology • Input Port and Output Port Have Entirely Independent Timing • Expandable in Width and Depth • Full, Half-Full, and Empty Status Flags


    OCR Scan     		PDF LH540205 Am/IDT7205 28-Pin, 300-mil LH540205 28DIP DIP28-W-300) 28-pln,

    Untitled

    Abstract: No abstract text available
    Text: LH540215/25 FEATURES • Fast Cycle Times: 15/20/25/50 ns • Pin-Compatible Drop-In Replacements for IDT72215A/25A FIFOs; Default Operating Mode is Functionally IDT-Compatible • Device Comes Up into Known Default State at Reset; Programming is Allowed, but is not Required


    OCR Scan     		PDF LH540215/25 IDT72215A/25A 16-mA-loL LH540 68-pin PLCC68-P-S950) LH540215U-25

    L0607

    Abstract: No abstract text available
    Text: LH540215/25 FEATURES PRELIMINARY 512 x 18 /1024 x 18 Synchronous FIFO • May be Cascaded for Increased Depth or Paralleled for Increased Width • Fast Cycle Times: 20/25/35 ns • 16-mA-loL Three-State Outputs • Pin-Compatible Drop-In Replacements for


    OCR Scan     		PDF LH540215/25 IDT72215B/25B 18BLE LH540215/25 68-pin PLCC68-P-S950) LH540215U-25 L0607

    an 6169 k

    Abstract: No abstract text available
    Text: LH540235/45 ADVANCE INFORMATION FEATURES • May be Cascaded for Increased Depth, or Paralleled for Increased Width • Fast Cycle Times: 20/25/35 ns 2 K x 1 8 / 4 K x 1 8 Synchronous FIFO • 8 mA-IOL High-Drive Three-State Outputs With Built-In Series Resistor


    OCR Scan     		PDF LH540235/45 IDT72235B/45B 68-Pin an 6169 k

    Untitled

    Abstract: No abstract text available
    Text: LH540204 CMOS 4096 X 9 Asynchronous FIFO FEATURES FUNCTIONAL DESCRIPTION • Fast Access Times: 20/25/35/50 ns • Fast-Fall-Through Time Architecture Based on CMOS Dual-Port SRAM Technology • Input Port and Output Port Have Entirely Independent Timing The LH540204 is a FIFO First-In, First-Out memory


    OCR Scan     		PDF LH540204 LH540204 32-pin, 450-mil 28-pin, 300-mil DIP28-W-300)

    Untitled

    Abstract: No abstract text available
    Text: LH540204 CMOS 4096 X 9 Asynchronous FIFO FEATURES FUNCTIONAL DESCRIPTION • Fast Access Times: 20/25/35/50 ns • Fast-Fall-Through Time Architecture Based on CMOS Dual-Port SRAM Technology • Input Port and Output Port Have Entirely Independent Timing The LH540204 is a FIFO First-In, First-Out memory


    OCR Scan     		PDF LH540204 LH540204 32-pin, 450-mil 28-pin, 300-mil DIP28-W-300)

    Untitled

    Abstract: No abstract text available
    Text: LH540204 CMOS 4096 X 9 Asynchronous FIFO FEATURES FUNCTIONAL DESCRIPTION • Fast Access Times: 20/25/35/50 ns The LH540204 is a FIFO First-In, First-Out memory device, based on fully-static CMOS dual-port SRAM tech­ nology, capable of storing up to 4096 nine-bit words. It


    OCR Scan     		PDF LH540204 LH5499 Am/IDT/MS7204 28-Pin, 300-mil 32-Pin LH540204

    Untitled

    Abstract: No abstract text available
    Text: PRELIMINARY LH540203 CMOS 2048 X 9 Asynchronous FIFO FUNCTIONAL DESCRIPTION FEATURES • Fast Access Times: 15/20/25/35/50/65/80 ns • Fast-Fall-Through Time Architecture Based on CMOS Dual-Port SRAM Technology • Input Port and Output Port Have Entirely


    OCR Scan     		PDF LH540203 LH5498 Am/IDT/MS7203 28-Pin, 300-mil 600-mil 32-Pin

    vhdl code for fifo

    Abstract: free vhdl code sample vhdl code for memory write
    Text: VHDL Behavioral FIFO Models VHDL BEHAVIORAL FIFO MODELS DEVICES SUPPORTED MODEL INCLUDES PART NUMBER ORGANIZATION • Source Code LH5420 256 x 36 x 2 • Test Bench LH543620 1K x 36 • User's Documentation LH540215 5 12 x 18 • Free Technical Support LH540225


    OCR Scan     		PDF 1076-Compatible LH5420 LH543620 LH540215 LH540225 1Kx18 1-800-RAVICAD vhdl code for fifo free vhdl code sample vhdl code for memory write

    Untitled

    Abstract: No abstract text available
    Text: PRELIMINARY LH540203 C M O S 2048 X 9 A sy n ch ro n o u s FIFO FEATURES FUNCTIONAL DESCRIPTION • Fast Access Times: 15/20/25/35/50 ns The LH540203 is a FIFO First-In, First-Out memory device, based on fully-static CMOS dual-port SRAM tech­ nology, capable of storing up to 2048 nine-bit words. It


    OCR Scan     		PDF LH540203 LH5498 Am/IDT/MS7203 28-Pin, 300-mil 600-mil 32-Pin

    Untitled

    Abstract: No abstract text available
    Text: LH540201/02 PRELIMINARY CMOS 512 x 9 /1 0 2 4 x 9 A syn ch ro n o u s FIFO FEATURES FUNCTIONAL DESCRIPTION • Fast Access Times: 15/20/25/35/50 ns The LH540201/02 is a FIFO First-In, First-Out mem­ ory device, based on fully-static CMOS dual-port SRAM


    OCR Scan     		PDF LH540201/02 LH5496/97 Am/IDT/MS7201/02 28-Pin, 300-mil 600-mil 32-Pin

    Untitled

    Abstract: No abstract text available
    Text: LH540205 FEATURES • Fast Access Times: 20/25/35/50 ns • Fast-Fall-Through Time Architecture Based on CMOS Dual-Port SRAM Technology • Input Port and Output Port Have Entirely Independent Timing • Expandable in Width and Depth • Full, Halt-Full, and Empty Status Rags


    OCR Scan     		PDF LH540205 Am/IDT7205 IDT7201 LH5496 LH540201 28-Pin, 300-mil 600-mil

    540205

    Abstract: LH540205 LH540205D-25
    Text: LH540205 FEATURES • Fast Access Times: 20/25/35/50 ns • Fast-Fall-Through Time Architecture Based on CMOS Dual-Port SRAM Technology • Input Port and Output Port Have Entirely Independent Timing • Expandable in Width and Depth • Full, Half-Full, and Empty Status Flags


    OCR Scan     		PDF LH540205 Am/IDT7205 28-Pin, 300-mil LH540205 28DIP DIP28-W-300) 540205 LH540205D-25

    32PLCC

    Abstract: No abstract text available
    Text: LH540202 CMOS 1024 X 9 Asynchronous FIFO FEATURES FUNCTIONAL DESCRIPTION • Fast Access Times: 15/20/25/35/50 ns • Fast-Fall-Through Time Architecture Based on CMOS Dual-Port SRAM Technology • Input Port and Output Port Have Entirely Independent Timing


    OCR Scan     		PDF LH540202 LH5497 Am/IDT/MS7202 LH5497H 28-Pin, 300-mil 300-miis0j* 32-Pin 32-pin, 32PLCC