mb86904
Abstract: STP1012PGA STP1012PGA-85 microsparc RISC processor STP2001 SPARC v8 architecture BLOCK DIAGRAM MB8690 microsparc SPARC 7 sparc v8
Text: STP1012 July 1997 microSPARC -II DATA SHEET SPARC v8 32-Bit Microprocessor With DRAM Interface DESCRIPTION The microSPARC-II 32-bit microprocessor is a highly integrated, high-performance microprocessor. Implementing the SPARC Architecture v8 specification, it is ideally suited for low-cost uniprocessor applications.
|
Original
|
STP1012
32-Bit
STP1012PGA-70A
STP1012PGA-85
STP1012PGA-110
mb86904
STP1012PGA
STP1012PGA-85
microsparc RISC processor
STP2001
SPARC v8 architecture BLOCK DIAGRAM
MB8690
microsparc
SPARC 7
sparc v8
|
PDF
|
instruction set Sun SPARC T3
Abstract: sparc v8 SPARC v8 architecture BLOCK DIAGRAM sun sparc v5 microsparc microsparc RISC processor SPARC 7 WD 969 microsparc I STP1100BGA-100
Text: Preliminary STP1100BGA December 1997 microSPARC -IIep DATA SHEET SPARC v8 32-Bit Microprocessor With PCI/DRAM Interfaces DESCRIPTION The microSPARC-IIep 32-bit microprocessor is a highly integrated, high-performance microprocessor. Implementing the SPARC Architecture version 8 specification, it is ideally suited for low-cost uniprocessor
|
Original
|
STP1100BGA
32-Bit
32-entry
16-entrNo
instruction set Sun SPARC T3
sparc v8
SPARC v8 architecture BLOCK DIAGRAM
sun sparc v5
microsparc
microsparc RISC processor
SPARC 7
WD 969
microsparc I
STP1100BGA-100
|
PDF
|
STP1100BGA-100
Abstract: "32-Bit Microprocessor" SPARC v8 architecture BLOCK DIAGRAM SPARC V8
Text: Preliminary STP1100BGA July 1997 microSPARC -IIep DATA SHEET SPARC v8 32-Bit Microprocessor With PCI/DRAM Interfaces DESCRIPTION The microSPARC-IIep 32-bit microprocessor is a highly integrated, high-performance microprocessor. Implementing the SPARC Architecture version 8 specification, it is ideally suited for low-cost uniprocessor
|
Original
|
STP1100BGA
32-Bit
32-entry
16-entry
STP1100BGA-100
STP1100BGA-100
"32-Bit Microprocessor"
SPARC v8 architecture BLOCK DIAGRAM
SPARC V8
|
PDF
|
je1100
Abstract: vga connector computer networking diagram "8 pin" mini-din diagram microsparc 1 8 pin mini-din connector pci connector footprint
Text: Preliminary JE1-100-0/1 July 1997 JavaEngine 1 DATA SHEET Network Computer Board DESCRIPTION The JavaEngine 1 is targeted for network computing applications. It is offered as a board-level product or a design kit. It features the highly integrated microSPARC-IIep™, color graphics, stereo audio, and high-performance networking. Software packaged with the product includes an optimized version of JavaOS™, and the
|
Original
|
JE1-100-0/1
25-pin
RS-232
JE1-100-0
100MHz
JE1-100-1
je1100
vga connector
computer networking diagram
"8 pin" mini-din diagram
microsparc 1
8 pin mini-din connector
pci connector footprint
|
PDF
|
89C100
Abstract: FGA-5000 VME 6U DIMENSIONS sparcstation NCR89C105 SPARC force FGA5000 VME64 NCR SCSI 89c105
Text: SPARC CPU-8VT Superior performance with redundancy features for business critical applications SPARC CPU-8VT — SPARCstation 5 compatibility with TurboSPARC performance in a single 6U VMEbus slot. The SPARC CPU-8VT further enhances FORCE COMPUTERS single-slot
|
Original
|
160mm
89C100
FGA-5000
VME 6U DIMENSIONS
sparcstation
NCR89C105
SPARC force
FGA5000
VME64
NCR SCSI
89c105
|
PDF
|
rh10
Abstract: DVxcel MPEG-2 C-Cube C-Cube decoder mpeg dvd decoder output ITU 656
Text: DVXCEL MPEG-2 VIDEO CODEC ADVANCED MPEG-2 VIDEO AND SYSTEM CODEC FOR CONSUMER APPLICATIONS OVERVIEW The DVxcel MPEG-2 Video CODEC from C-Cube Microsystems is a high-quality single-chip digital video processing solution ideal for consumer digital recordable products. DVxcel is an MPEG-2 video and system
|
Original
|
|
PDF
|
lsi logic
Abstract: ZiVA-4 DVR block diagram video phone block diagram DVD Decoder IDE 308-pin digital video recorder
Text: LSI Logic DVxcel Advanced MPEG-2 Video and System Codec for Consumer Applications OVERVIEW The LSI Logic DVxcel™ MPEG-2 video codec is a high-quality, single-chip digital video processing solution that is ideal for consumer digital recordable products, including DVD recorders.
|
Original
|
I20079
lsi logic
ZiVA-4
DVR block diagram
video phone block diagram
DVD Decoder IDE
308-pin
digital video recorder
|
PDF
|
OTI-7000
Abstract: Oak oti-7000 sharp tv audio section diagram EN-50221 D-80999 oak technology Video-Encoder CCIR601 OTI-8215 OTI-8511
Text: O A K T E C H N O L O G Y OTI-8215 Integrated Digital Broadcast MPEG-2 Decoder product features • MPEG audio and video A/V decoder - MPEG-2 (ISO 13818) and MPEG-1 (ISO 11172) bit streams, MP@ML - MPEG audio layers 1 & 2 • Integrated demux accepts transport,
|
Original
|
OTI-8215
CCIR601
720x480
720x576
100-MHz
16/256/64K
OTI-7000
Oak oti-7000
sharp tv audio section diagram
EN-50221
D-80999
oak technology
Video-Encoder
OTI-8215
OTI-8511
|
PDF
|
CS4231
Abstract: STP2001 STP2024
Text: STP2024 July 1997 APC System Logic Chip DATA SHEET DESCRIPTION The STP2024 System Logic Chip provides additional features for SBus based systems. It has two major logic blocks: an audio DMA controller and a glue logic block. The DMA controller consumes the bulk of the logic,
|
Original
|
STP2024
STP2024
32-bit
CS4231
120-Pin
STP1024PQFP
STP2001
|
PDF
|
FGA-5000
Abstract: SPARC force FRC7
Text: Tornado BSP SPARC CPU-5V, -5VT and -7V Release Notes 1.1/1-0 Document Rev: 2.0, December 1996 The information in this document has been carefully checked and is believed to be entirely reliable. FORCE COMPUTERS makes no warranty of any kind with regard to the material in this document, and assumes no
|
Original
|
|
PDF
|
C-Cube mpeg demux
Abstract: ISO13818-2 SMARTCARD directv AViA-9600TM introduction of demux AVIA-9600 CCIR-656 IEEE1284 UNIVERSAL ir remote decoder C-Cube decoder
Text: AViA-9600 Family SINGLE-CHIP DIGITAL SET-TOP BOX SOLUTION 1 INTRODUCTION 1.1 Product Benefits The AViA-9600 family of processors is an advanced solution for digital set-top box STB applications including hard disk drive (HDD) time-shifting and web access. This
|
Original
|
AViA-9600
C-Cube mpeg demux
ISO13818-2
SMARTCARD directv
AViA-9600TM
introduction of demux
CCIR-656
IEEE1284
UNIVERSAL ir remote decoder
C-Cube decoder
|
PDF
|
32 QAM Transmitter block diagram
Abstract: AViA-600 DVB-C docsis 64 QAM Transmitter block diagram 16 QAM receiver block diagram 16 QAM receiver block diagram and transmitter DVB-C transmitter SPARC v8 architecture BLOCK DIAGRAM CL2151 16 QAM transmitter block diagram
Text: CL2151 – MultiLynx Universal HFC INTERACTIVE CABLE TRANSCEIVER OVERVIEW The C-CUBE CL2151 is a universal cable transceiver solution for advanced set-top boxes and cable modems compliant with DVB/ DAVIC, and DOCSIS standards. The CL2151 is built for set-top
|
Original
|
CL2151
CL2151
QPSK/16-QAM
AViA-600/602,
32 QAM Transmitter block diagram
AViA-600
DVB-C docsis
64 QAM Transmitter block diagram
16 QAM receiver block diagram
16 QAM receiver block diagram and transmitter
DVB-C transmitter
SPARC v8 architecture BLOCK DIAGRAM
16 QAM transmitter block diagram
|
PDF
|
STP2000QFP
Abstract: SuperSPARC microsparc STP2001 ncr92c990 scsi CLK32 T7213 NCR89C100
Text: STP2000.frm 1 Mon Jul 7 08:11:43 1997 STP2000QFP July 1997 Master I/O 32-bit SBus Master I/O Controller DATA SHEET DESCRIPTION The STP2000 Master I/O Controller is an integrated SBus master device with built-in standard I/O capabilities for general purpose computing or embedded applications. The STP2000 directly interfaces the CPU
|
Original
|
STP2000
STP2000QFP
32-bit
STP2001
CLK32
STP2000QFP
SuperSPARC
microsparc
ncr92c990
scsi
CLK32
T7213
NCR89C100
|
PDF
|
AViA-600
Abstract: CL2161 AVIA600 c-cube avia-enx CMTS QAM modulator rh10 TV Tuner phillips 21 AD8321 a/AViA-600
Text: CL2161 – MultiLynx Universal HFC INTERACTIVE CABLE TRANSCEIVER OVERVIEW The C-CUBE CL2161 is a universal cable transceiver solution for advanced set-top boxes and cable modems compliant with DVB In-Band, DOCSIS, and EuroDOCSIS standards. The CL2161 is built for set-top
|
Original
|
CL2161
CL2161
QPSK/16-QAM
AViA-600/602,
AViA-600
AVIA600
c-cube
avia-enx
CMTS QAM modulator
rh10
TV Tuner phillips 21
AD8321
a/AViA-600
|
PDF
|
|
|
MB86907
Abstract: Skylark CS4231 "PPTP" sun4m
Text: OpenBoot PROM Addendum Note: This is a preliminary Fujitsu Microelectronics Inc. document. This document is subject to changes at any time without notice. OBP for the TurboSPARC The OBP version 2.15 has been modified for the TurboSPARC microprocessor in a SS5-like
|
Original
|
arch/sun4m/microsparc/sr71
10000000/sbus
CS4231
MB86907
Skylark
CS4231
"PPTP"
sun4m
|
PDF
|
Untitled
Abstract: No abstract text available
Text: STPIOIO July 1994 microSPARC DATA SHEET Highly Integrated 32-Bit RISC Microprocessor D e sc r ipt io n The microSPARC 32-bit microprocessor is a highly integrated RISC CPU Implementing the SPARC Architecture ver.8. Due to its relative high performance and low cost, it is ideally suited for low-cost
|
OCR Scan
|
32-Bit
Integrated32-Bit
STP1010
STP1010TAB-50
BD-24
|
PDF
|
Untitled
Abstract: No abstract text available
Text: STP1012 S un M ic r o e l e c t r o n ic s J u ly 1997 microSPARC -ll DATA SHEET SPARC v8 32-Bit Microprocessor With DRAM Interface D e s c r ip t io n The microSPARC-II 32-bit m icroprocessor is a highly integrated, high-perform ance microprocessor. Im ple
|
OCR Scan
|
STP1012
32-Bit
1012P
1012PG
|
PDF
|
STP1010
Abstract: microsparc microsparc 1 STP1010TAB-50 microsparc RISC processor sun microsystem microprocessor
Text: STPIOIO July 1994 microSPARC TM DATA SHEET Highly Integrated 32-Bit RISC Microprocessor D e s c r ip t io n The microSPARC 32-bit microprocessor is a highly integrated RISC CPU Implementing the SPARC Architecture ver.8. Due to its relative high performance and low cost, it is ideally suited for low-cost
|
OCR Scan
|
32-Bit
1nteg-ated32-Bit
STP1010TAB-50
STP1010
BD-24
STP1010
microsparc
microsparc 1
STP1010TAB-50
microsparc RISC processor
sun microsystem microprocessor
|
PDF
|
sparc v8
Abstract: microsparc microsparc I SPARC T4
Text: S un M icro electro nics July 1997 microSPARC -llep DATA SHEET SPARC v8 32-Bit Microprocessor With PCI/DRAM Interfaces D e s c r ip t io n The microSPARC-IIep 32-bit microprocessor is a highly integrated, high-performance microprocessor. Imple menting the SPARC Architecture version 8 specification, it is ideally suited for low-cost uniprocessor
|
OCR Scan
|
32-bit
32-entry
16-entry
sparc v8
microsparc
microsparc I
SPARC T4
|
PDF
|
mb86904
Abstract: MB8690 microsparc M Meiko microsparc I microsparc 1
Text: S un M icro electro nics July 19 97 microSPARC -ll DATA SHEET SPARC v8 32-Bit Microprocessor With DRAM Interface D e s c r ip t io n The microSPARC-II 32-bit microprocessor is a highly integrated, high-performance microprocessor. Imple menting the SPARC Architecture v8 specification, it is ideally suited for low-cost uniprocessor applications.
|
OCR Scan
|
32-bit
STP1012PGA-70A
TP1012PG
1012PG
STP1012
mb86904
MB8690
microsparc
M Meiko
microsparc I
microsparc 1
|
PDF
|
Untitled
Abstract: No abstract text available
Text: Preliminary STP1100BG A S un M ic r o e l e c t r o n ic s J u ly 1997 microSPARC -llep DATA SHEET SPARC v8 32-Bit Microprocessor With PCI/DRAM Interfaces D e s c r ip t io n The microSPARC-IIep 32-bit m icroprocessor is a highly integrated, high-perform ance microprocessor. Im ple
|
OCR Scan
|
STP1100BG
32-Bit
32-entry
STP1100BGA
1100B
|
PDF
|
je1100
Abstract: mini-din vga stereo stereo
Text: S un M ic r o e le c t r o n ic s July 1997 JavaEngine 1 DATA SHEET Network Computer Board D e s c r ip t io n The JavaEngine 1 is targeted for network computing applications. It is offered as a board-level product or a design kit. It features the highly integrated microSPARC-IIep™, color graphics, stereo audio, and high-perfor
|
OCR Scan
|
JE1-100-0
JE1-100-1
100MHz
je1100
mini-din vga stereo stereo
|
PDF
|
microsparc RISC processor
Abstract: 720x576 audio encoder mpeg 1 common interface CCIR601 CCIR656 OTI-8215 microsparc 1
Text: OH-8215 omncmoíoct, Integrated Digital Broadcast MPEG-2 Decoder product_ features The OTI-8215 is a highly integrated, single-chip set-top box STB /DTV solution. Description - MPEG-2<1S013818) and MPEG-1 {ISO 11172 } bit streams, M P@ M l - MPEG audio layers t &
|
OCR Scan
|
OTI-8215
OTI-8215
CCIR601
720x576
100-MH7
16/256/64K
208-pin
IS011172
IS013818
microsparc RISC processor
audio encoder mpeg 1
common interface
CCIR656
microsparc 1
|
PDF
|
M68030
Abstract: RBDR
Text: O D E M I C R O S Y S T E M S iv i I NC. A S U B S ID IA R Y O F H Y U N D A I E L E C T R O N IC S ODM8211 MPEG-2 SAVi Systems, Audio, Video Decoder Hardware Manual Rev. 6.0 February 3,1997 O M D I C E R O S Y S g T E | M S M I N C 0 D M 8 2 1 1 MPEG-2 SA Vi™
|
OCR Scan
|
ODM8211
68xxx
M68030
RBDR
|
PDF
|