MILITARY PLASTIC PASIC 3 FAMILY Search Results

MILITARY PLASTIC PASIC 3 FAMILY Result Highlights (5)

Part	Manufacturer	Description
MD28F020-12/R	Rochester Electronics LLC	28F020 - 256K X 8 Flash, Mil Temp
COM1553A/B	Rochester Electronics LLC	COM1553A/B - Mil-Std-1553B Smart Controller
MD28F020-90/R	Rochester Electronics LLC	28F020 - 256K X 8 Flash, Mil Temp
MR28F010-90/R	Rochester Electronics LLC	28F010 - 128K X 8 Flash, Mil Temp
MD28F010-90/R	Rochester Electronics LLC	28F010 - 128K X 8 Flash, Mil Temp

MILITARY PLASTIC PASIC 3 FAMILY Datasheets (1)

Part	ECAD Model	Manufacturer	Description	Curated	Datasheet Type	PDF
Military Plastic pASIC 3 Family		QuickLogic	60,000 Usable PLD Gate pASIC3 FPGA Combining High Performance and High Density		Original	PDF

MILITARY PLASTIC PASIC 3 FAMILY Datasheets Context Search

Catalog Datasheet	MFG & Type	Document Tags	PDF
Untitled Abstract: No abstract text available Text: QuickSheet#3 Military Plastic Families High Performance Guaranteed Over the Military Temperature Range Military Plastic Highlights pASIC 1, pASIC 2, pASIC 3, and QuickRAM families 200+MHz Up to 176,000 usable system gates Up to 25k bits dual-port embedded RAM	Original	QL1003-U2	PDF
CI 3060 elsys Abstract: 84-PIN QL3012 QL3025 QL3040 QL3060 QL3060-1PQ208M Text: Military Plastic pASIC 3 Family 60,000 Usable PLD Gate pASIC3 FPGA Combining High Performance and High Density Military pASIC 3 - 3.3V Family DEVICE HIGHLIGHTS FEATURES Device Highlights Features High Performance and High Density Total of 180 I/O pins •	Original	16-bit 456-PBGA PQ208 84-pin PQ208 208-pin CI 3060 elsys QL3012 QL3025 QL3040 QL3060 QL3060-1PQ208M	PDF
PQFP 176 Abstract: No abstract text available Text: Military Plastic pASIC 3 Family 60,000 Usable PLD Gate pASIC3 FPGA Combining High Performance and High Density last updated 5/4/2000 Military pASIC 3 - 3.3V Family DEVICE HIGHLIGHTS FEATURES Device Highlights Features High Performance and High Density Total of 180 I/O pins	Original	16-bit 456-PBGA PQ208 84-pin PQ208 208-pin PQFP 176	PDF
CI 3060 elsys Abstract: QL3025-1PQ208C QL3060 QL3060-1PQ208C QL3012 QL3012-1PL84C QL3025 QL3040 QL3040-1PQ208C PL84 Text: Military Plastic pASIC 3 Family Data Sheet • • • • • • 60,000 Usable PLD Gate pASIC 3 FPGA Combining High Performance and High Density Device Highlights High Performance & High Density • 60,000 usable PLD gates with 316 I/Os • 300 MHz 16-bit counters, 400 MHz datapaths	Original	16-bit CI 3060 elsys QL3025-1PQ208C QL3060 QL3060-1PQ208C QL3012 QL3012-1PL84C QL3025 QL3040 QL3040-1PQ208C PL84	PDF
8 bit booth multiplier vhdl code Abstract: verilog code for Modified Booth algorithm vhdl code for Booth multiplier Modified Booth Multipliers QL2003 vhdl code for 8bit booth multiplier booth multiplier code in vhdl MTSAM64GZ vhdl code of floating point adder QL16X24BL Text: Q U I C K L O G I C S QUICKNEWS CONTENTS VOLUME Tech Talk • pages 2-3 Product Update ■ page 4 Technical Q&A ■ page 5 Software Spotlight ■ page 8 Program Update ■ page 9 New Service ■ page 10 Military Products ■ page 11 Trade Event Schedule	Original	QL907-2 8 bit booth multiplier vhdl code verilog code for Modified Booth algorithm vhdl code for Booth multiplier Modified Booth Multipliers QL2003 vhdl code for 8bit booth multiplier booth multiplier code in vhdl MTSAM64GZ vhdl code of floating point adder QL16X24BL	PDF
schematic of TTL XOR Gates Abstract: 16 bit Array multiplier code in VERILOG 3-input-XOR vhdl code for 8 bit ram schematic XOR Gates QL2005 5-input-XOR schematic of TTL OR Gates pASIC 1 Family 3-input-XOR cmos circuit Text: 10-13 World’s Fastest FPGAs 10-14 X ilin x L a ttic e A lte ra A c te l Q u ic k L o g ic 4.2% 4.3% ing w o y r t G m pa n s e ast y Co ning F 50 Valle Run p o T con ears Sili ree Y Th 8.3% 9.3% 11.7% Quarterly Compounding Revenue Growth, 1995-1997 Highest Industry Growth Rate	Original	16-bit 30-day schematic of TTL XOR Gates 16 bit Array multiplier code in VERILOG 3-input-XOR vhdl code for 8 bit ram schematic XOR Gates QL2005 5-input-XOR schematic of TTL OR Gates pASIC 1 Family 3-input-XOR cmos circuit	PDF
5-input-XOR Abstract: 3-input-XOR schematic of TTL XOR Gates TTL XOR Gates cmos XOR Gates verilog code for matrix inversion vhdl code for a up counter in behavioural model 16 bit multiplier VERILOG 3-input-XOR cmos circuit CQFP 208 datasheet Text: 10-13 World’s Fastest FPGAs 10-14 X ilin x L a ttic e A lte ra A c te l Q u ic k L o g ic 4.2% 4.3% ing w o y r t G m pa n s e ast y Co ning F 50 Valle Run p o T con ears Sili ree Y Th 8.3% 9.3% 11.7% Quarterly Compounding Revenue Growth, 1995-1997 Highest Industry Growth Rate	Original	16-bit 30-day 5-input-XOR 3-input-XOR schematic of TTL XOR Gates TTL XOR Gates cmos XOR Gates verilog code for matrix inversion vhdl code for a up counter in behavioural model 16 bit multiplier VERILOG 3-input-XOR cmos circuit CQFP 208 datasheet	PDF
dell motherboard schematic Abstract: vhdl code for Booth multiplier QL3004 schematic diagram motherboard dell booth multiplier code in vhdl MIPS324Kc intel 4040 HP COMPAQ MOTHERBOARD CIRCUIT diagram 8 bit booth multiplier vhdl code Quickfilter Technologies Text: Q U I C K L O G I C S QUICKNEWS CONTENTS VOLUME Tech Talk • page 2 QuickDSP Update ■ page 3 New IP Available ■ page 4 PCI Update ■ page 5 New Eclipse Family ■ page 6 Software Spotlight ■ page 8 New Software Tool ■ page 9 Customer Engineering Q&A	Original	QL907-2 dell motherboard schematic vhdl code for Booth multiplier QL3004 schematic diagram motherboard dell booth multiplier code in vhdl MIPS324Kc intel 4040 HP COMPAQ MOTHERBOARD CIRCUIT diagram 8 bit booth multiplier vhdl code Quickfilter Technologies	PDF
pasic 3 Abstract: QL3004-1PL68C QL3004 QL3004E QL3004-1PL84C QL3006 QL3012 QL3025 QL3040 QL3060 Text: pASIC 3 FPGA Family Data Sheet •••••• Up to 60,000 Usable PLD Gate pASIC 3 FPGA Combining High Performance and High Density Device Highlights High Performance & High Density • Up to 60,000 usable PLD gates with up to 316 I/Os • 300 MHz 16-bit counters, 400 MHz datapaths	Original	16-bit pasic 3 QL3004-1PL68C QL3004 QL3004E QL3004-1PL84C QL3006 QL3012 QL3025 QL3040 QL3060	PDF
QL3004 Abstract: QL3004-1PL68C QL3004E QL3012 QL3004-1PL84C QL3006 QL3025 QL3040 QL3060 Text: pASIC 3 FPGA Family Data Sheet •••••• Up to 60,000 Usable PLD Gate pASIC 3 FPGA Combining High Performance and High Density Device Highlights High Performance & High Density • Up to 60,000 usable PLD gates with up to 316 I/Os • 300 MHz 16-bit counters, 400 MHz datapaths	Original	16-bit QL3004 QL3004-1PL68C QL3004E QL3012 QL3004-1PL84C QL3006 QL3025 QL3040 QL3060	PDF
QuickLogic ql16x24b-1pl84c Abstract: QL16X24B PF144 cmos io QL16X24BH TQFP 144 PACKAGE CF160 PF100 PL84 Text: QL16x24B/QL16x24BH Wild Cat 4000 Very-High-Speed 4K 12K Gate CMOS FPGA Rev B .4000 usable gates, 122 I/O pins Very High Speed – ViaLinkTM metal-to-metal programmable–via antifuse technology, allows counter speeds over 150 MHz and logic cell delays of under 2 ns.	Original	QL16x24B/QL16x24BH 16-by-24 84pin 100-pin 144-pin 160pin 16-bit QL16x24BH QuickLogic ql16x24b-1pl84c QL16X24B PF144 cmos io TQFP 144 PACKAGE CF160 PF100 PL84	PDF
vhdl code for a grey-code counter Abstract: RAM256X4 electronic stethoscope project QL4090 QL5064 vhdl code of 4 bit comparator Text: Q U I C K L O G I C S QUICKNEWS CONTENTS VOLUME Tech Talk with John Birkner • pages 2-3 QL4090-M New Military Product ■ page 4 QL2003 at Elevated Temperatures ■ page 5 Marketing Update ■ page 6 Technical Notes ■ page 7 Technical Q&A ■ pages 8-9	Original	QL4090-M QL2003 QL907-2 vhdl code for a grey-code counter RAM256X4 electronic stethoscope project QL4090 QL5064 vhdl code of 4 bit comparator	PDF
100-Pin CPGA Package Pin-Out Diagram Abstract: 6.000 mhz QL12x16B-1PL68C 12x16B vqfp package pinout CF100 PF100 PL84 PV100 QL16X24B Text: QL12x16B Wild Cat 2000 Very-High-Speed 2K 6K Gate CMOS FPGA Rev B .2000 usable gates, 88 I/O pins Very High Speed – ViaLinkTM metal-to-metal programmable–via antifuse technology, allows counter speeds over 150 MHz and logic cell delays of under 2 ns.	Original	QL12x16B 12-by-16 68pin 84-pin 100-pin 100pin 16-bit 12x16B 100-Pin CPGA Package Pin-Out Diagram 6.000 mhz QL12x16B-1PL68C vqfp package pinout CF100 PF100 PL84 PV100 QL16X24B	PDF
QL8X12B Abstract: cmos ic and gates datasheet PF100 Text: QL8X12B Wild Cat 1000 Very-High-Speed 1K 3K Gate CMOS FPGA Rev A .1000 usable gates, 64 I/O pins Very High Speed – ViaLinkTM metal-to-metal programmable–via antifuse technology, allows counter speeds over 150 MHz and logic cell delays of under 2 ns.	Original	QL8X12B 8-by-12 44pin 68-pin 100-pin 16-bit 8x12B 44-pin PF100 QL8X12B cmos ic and gates datasheet PF100	PDF

CPGA144 Abstract: No abstract text available Text: QL16X24B pASIC 1 FAMILY Very-High-Speed 4K 12K Gate CMOS FPGA PRELIMINARY DATA pASIC HIGHLIGHTS .4000 usable gates, 122 input pins B Very High Speed - ViaLink metal-to-metal programmable-via anti fuse technology, allows data path speeds over 150 MHz, and logic cell	OCR Scan	QL16X24B 16-by-24 QL16x24B QL16x24 CPGA144	PDF
ACT1020 Abstract: QL12X16-1PL68C ACT1020 pga pl68c ACT1020 fpga Text: bSE D flUICK LOGIC RQD3Q3D 00DQ057 b4T M ü l l I C QL12X16 pASIC 1 FAMILY Very-High-Speed 2K 6K Gate CMOS FPGA pASIC HIGHLIGHTS B Very H igh Speed - ViaLink metal-to-metal progranunable-via anti fuse technology, allows counter speeds over 100 MHz, and logic cell	OCR Scan	00DQ057 QL12X16 12-by-16 68-pin 100-pin 16-bit 12x16 ACT1020 QL12X16-1PL68C ACT1020 pga pl68c ACT1020 fpga	PDF
Untitled Abstract: No abstract text available Text: 2UICK L O G I C bSE D T D0 3 D3 G DOOODHT 5 7 3 • Û U I C QL8X12 pASIC 1 FAMILY Very-High-Speed 1K (3K Gate CMOS FPGA pASIC HIGHLIGHTS H Very High Speed - ViaLink metal-to-metal programmable-via antifuse technology, allows counter speeds over 100 MHz, and logic	OCR Scan	QL8X12 8-by-12 68-pin 100-pin 16-bit	PDF
Untitled Abstract: No abstract text available Text: QL8x12 pASIC 1 FAMILY V ery H igh Speed 1K 3K G ate CMOS FPGA PRELIMINARY DA TA pASIC HIGHLIGHTS January 1992 Very High Speed - ViaLinkTM Metal-to-metal programmable-via antifuse technology, allows counter speeds over 100 MHz, and logic cell delays of under 5 ns.	OCR Scan	QL8x12 68-pin 16-bit	PDF
ACT1020 fpga Abstract: ACT1020 Text: Q L 12 x 1 6 pA SIC 1 FAMILY Very-High-Speed 2K 6K Gate CMOS FPGA E l Very High Speed - ViaLink metal-to-metal programmable-via anti fuse technology, allows counter speeds over 100 MHz, and logic cell delays of under 4 ns. B High Usable Density - A 12-by-16 array of 192 logic cells provides 6000	OCR Scan	L12x16 12-by-16 68-pin 100-pin 16-bit 12x16 ACT1020 fpga ACT1020	PDF
Untitled Abstract: No abstract text available Text: QL8X12A pASIC 1 FAMILY Very-High-Speed IK 3K Gate CMOS FPGA A pril 1993 pASIC HIGHLIGHTS Eg Very-High-Speed, Flexible FPGA Architecture - ViaLink metal-tometal, low-resistance antifuse (<50 ohm) interconnect technology allows data path performance over 125 MHz with logic cell delays of under 2.5 ns.	OCR Scan	QL8X12A 8-by-12	PDF
QL8X12A Abstract: pl68c 96 Text: QL8X12A pASIC 1 FAMILY Very-High-Speed IK 3K Gate CMOS FPGA April 1993 pASIC HIGHLIGHTS RSI Very-High-Speed, Flexible FPGA Architecture - ViaLink metal-tometal, low-resistance antifuse (<50 ohm) interconnect technology allows data path performance over 125 MHz with logic cell delays of under 2.5 ns.	OCR Scan	QL8X12A 8-by-12 L8X12A QL8x12A QU1KS002 pl68c 96	PDF
quicklogic pasic Abstract: No abstract text available Text: WS * 3 1391 pASIC 1 FAMILY V iaLink™ Technology V ery H igh Speed CMOS FPGAs PRELIMINARY DATA FAMILY HIGHLIGHTS B May 1991 Very High Speed - ViaLink™ Metal-to-metal programmable-via antifuse technology, ensures counter speeds over 100 MHz, and logic	OCR Scan	16-bit quicklogic pasic	PDF
Untitled Abstract: No abstract text available Text: bSE » • TOGBDBO DDGDlb? 47T « f l U I C QL8X12A pASIC 1 FAMILY Very-High-Speed IK 3K Gate CMOS FPGA April 1993 pASIC HIGHLIGHTS .3000 total available gates Q Very-High-Speed, Flexible FPGA Arcliitecture - ViaLink metal-tometal, low-resistance antifuse (<50 ohm) interconnect technology allows	OCR Scan	QL8X12A 8-by-12 8x12A	PDF
QL12x16B Abstract: ic 236 Text: Q L12x16B WildCat 2000 Very-High-Speed 2K 6K Gate CMOS FPGA pASIC HIGHLIGHTS .6000 total available gates, 88 input pins Q Very High Speed - ViaLink metal-to-metal programmable-via anti-fuse technology, allows counter speeds over 150 MHz and logic cell delays of	OCR Scan	L12x16B 12-by-16array 68and 84-pin 100-pin QL12xl6 16-bit QL12x16B 12xl6B ic 236	PDF

Privacy Settings

MILITARY PLASTIC PASIC 3 FAMILY Search Results

MILITARY PLASTIC PASIC 3 FAMILY Result Highlights (5)

MILITARY PLASTIC PASIC 3 FAMILY Datasheets (1)

MILITARY PLASTIC PASIC 3 FAMILY Datasheets Context Search

Untitled

CI 3060 elsys

PQFP 176

CI 3060 elsys

8 bit booth multiplier vhdl code

schematic of TTL XOR Gates

5-input-XOR

dell motherboard schematic

pasic 3

QL3004

QuickLogic ql16x24b-1pl84c

vhdl code for a grey-code counter

100-Pin CPGA Package Pin-Out Diagram

QL8X12B

CPGA144

ACT1020

Untitled

Untitled

ACT1020 fpga

Untitled

QL8X12A

quicklogic pasic

Untitled

QL12x16B