MARKING V7 6-PIN
Abstract: No abstract text available
Text: 74LVC3G14 Triple inverting Schmitt trigger with 5 V tolerant input Rev. 11 — 6 July 2012 Product data sheet 1. General description The 74LVC3G14 provides three inverting buffers with Schmitt trigger input. It is capable of transforming slowly changing input signals into sharply defined, jitter-free output signals.
|
Original
|
PDF
|
74LVC3G14
74LVC3G14
MARKING V7 6-PIN
|
74AHC3GU04
Abstract: 74AHC3GU04DC 74AHC3GU04DP 74AHC3GU04GM JESD22-A114E MO-187
Text: 74AHC3GU04 Inverter Rev. 03 — 26 January 2009 Product data sheet 1. General description The 74AHC3GU04 is a high-speed Si-gate CMOS device. This device provides the inverting single stage function. 2. Features • Symmetrical output impedance ■ High noise immunity
|
Original
|
PDF
|
74AHC3GU04
74AHC3GU04
JESD22-A114E
JESD22-A115-A
JESD22-C101C
74AHC3GU04DP
74AHC3GU04DC
74AHC3GU04DP
74AHC3GU04GM
MO-187
|
74LVC3G14
Abstract: 74LVC3G14DC 74LVC3G14DP 74LVC3G14GM 74LVC3G14GT JESD22-A114E MO-187
Text: 74LVC3G14 Triple inverting Schmitt trigger with 5 V tolerant input Rev. 07 — 12 June 2008 Product data sheet 1. General description The 74LVC3G14 provides three inverting buffers with Schmitt trigger action. The inputs can be driven from either 3.3 V or 5 V devices. This feature allows the use of
|
Original
|
PDF
|
74LVC3G14
74LVC3G14
74LVC3G14DC
74LVC3G14DP
74LVC3G14GM
74LVC3G14GT
JESD22-A114E
MO-187
|
74AHC3G04
Abstract: 74AHC3G04DC 74AHC3G04DP 74AHCT3G04 74AHCT3G04DC 74AHCT3G04DP JESD22-A114E
Text: 74AHC3G04; 74AHCT3G04 Inverter Rev. 02 — 26 January 2009 Product data sheet 1. General description The 74AHC3G04; 74AHCT3G04 is a high-speed Si-gate CMOS device. The 74AHC3G04; 74AHCT3G04 provides three inverting buffers. 2. Features • Symmetrical output impedance
|
Original
|
PDF
|
74AHC3G04;
74AHCT3G04
74AHCT3G04
JESD22-A114E
JESD22-A115-A
JESD22-C101C
74AHC3G04DP
74AHC3G04
74AHC3G04DC
74AHC3G04DP
74AHCT3G04DC
74AHCT3G04DP
|
74LVC2GU04
Abstract: 74LVC2GU04GM 74LVC2GU04GV 74LVC2GU04GW
Text: 74LVC2GU04 Dual inverter Rev. 6 — 27 October 2010 Product data sheet 1. General description The 74LVC2GU04 provides two inverters. Each inverter is a single stage with unbuffered output. The inputs can be driven from either 3.3 V or 5 V devices. This feature allows the use of
|
Original
|
PDF
|
74LVC2GU04
74LVC2GU04
JESD22-A114F
JESD22-A115-A
74LVC2GU04GM
74LVC2GU04GV
74LVC2GU04GW
|
74AUP2G14
Abstract: 74AUP2G14GF 74AUP2G14GM 74AUP2G14GW
Text: 74AUP2G14 Low-power dual Schmitt trigger inverter Rev. 3 — 22 July 2010 Product data sheet 1. General description The 74AUP2G14 provides two inverting buffers with Schmitt trigger action which accept standard input signals. They are capable of transforming slowly changing input signals
|
Original
|
PDF
|
74AUP2G14
74AUP2G14
74AUP2G14GF
74AUP2G14GM
74AUP2G14GW
|
74HCU04
Abstract: 74HCu04 oscillator application note dhvqfn14 NXP 74HCU04D 74HCU04D 74HCU04DB 74HCU04N 74HCU04PW
Text: 74HCU04 Hex inverter Rev. 3 — 16 September 2010 Product data sheet 1. General description The 74HCU04 is high-speed Si-gate CMOS devices and is pin compatible with low power Schottky TTL LSTTL . It is specified in compliance with JEDEC standard No. 7A.
|
Original
|
PDF
|
74HCU04
74HCU04
JESD22-A114F
JESD22-A115-A
OT27-1
74HCU04N
DIP14
74HCu04 oscillator application note
dhvqfn14
NXP 74HCU04D
74HCU04D
74HCU04DB
74HCU04N
74HCU04PW
|
74ALVC04
Abstract: 74ALVC04D 74ALVC04PW TSSOP14
Text: INTEGRATED CIRCUITS DATA SHEET 74ALVC04 Hex inverter Product specification 2003 Feb 04 Philips Semiconductors Product specification Hex inverter 74ALVC04 FEATURES DESCRIPTION • Wide supply voltage range form 1.65 to 3.6 V The 74ALVC04 is a high-performance, low-power,
|
Original
|
PDF
|
74ALVC04
74ALVC04
JESD8B/JESD36
SCA75
613508/01/pp16
74ALVC04D
74ALVC04PW
TSSOP14
|
74LVC2GU04GW
Abstract: dual inverter high power DC inverter sot363 74LVC2GU04 74LVC2GU04GV MNA053 U043
Text: INTEGRATED CIRCUITS DATA SHEET 74LVC2GU04 Dual inverter Product specification Supersedes data of 2003 Aug 29 2004 May 24 Philips Semiconductors Product specification Dual inverter 74LVC2GU04 FEATURES DESCRIPTION • Wide supply voltage range from 1.65 V to 5.5 V
|
Original
|
PDF
|
74LVC2GU04
74LVC2GU04
EIA/JESD22-A114-B
EIA/JESD22-A115-e-mail
SCA76
R20/02/pp14
74LVC2GU04GW
dual inverter
high power DC inverter sot363
74LVC2GU04GV
MNA053
U043
|
74LVC2GU04
Abstract: 74LVC2GU04GM 74LVC2GU04GV 74LVC2GU04GW sot363 marking DATE code
Text: 74LVC2GU04 Dual inverter Rev. 05 — 27 October 2009 Product data sheet 1. General description The 74LVC2GU04 provides two inverters. Each inverter is a single stage with unbuffered output. The inputs can be driven from either 3.3 V or 5 V devices. This feature allows the use of
|
Original
|
PDF
|
74LVC2GU04
74LVC2GU04
JESD22-A114F
JESD22-A115-A
74LVC2GU04GM
74LVC2GU04GV
74LVC2GU04GW
sot363 marking DATE code
|
Untitled
Abstract: No abstract text available
Text: 74AUP2G14 Low-power dual Schmitt trigger inverter Rev. 4 — 1 December 2011 Product data sheet 1. General description The 74AUP2G14 provides two inverting buffers with Schmitt trigger action which accept standard input signals. They are capable of transforming slowly changing input signals
|
Original
|
PDF
|
74AUP2G14
74AUP2G14
|
74LVC14A-Q100
Abstract: No abstract text available
Text: 74LVC14A-Q100 Hex inverting Schmitt trigger with 5 V tolerant input Rev. 1 — 7 August 2012 Product data sheet 1. General description The 74LVC14A-Q100 provides six inverting buffers with Schmitt trigger input. It is capable of transforming slowly changing input signals into sharply defined, jitter-free output
|
Original
|
PDF
|
74LVC14A-Q100
74LVC14A-Q100
74LVC14A
|
74LV14N
Abstract: No abstract text available
Text: 74LV14 Hex inverting Schmitt trigger Rev. 6 — 12 December 2011 Product data sheet 1. General description The 74LV14 is a low-voltage Si-gate CMOS device that is pin and function compatible with 74HC14 and 74HCT14. The 74LV14 provides six inverting buffers with Schmitt-trigger input. It is capable of
|
Original
|
PDF
|
74LV14
74LV14
74HC14
74HCT14.
74LV14N
|
Untitled
Abstract: No abstract text available
Text: 74LVC04A Hex inverter Rev. 9 — 17 November 2011 Product data sheet 1. General description The 74LVC04A provides six inverting buffers. Inputs can be driven from either 3.3 V or 5 V devices. This feature allows the use of these devices as translators in mixed 3.3 V
|
Original
|
PDF
|
74LVC04A
74LVC04A
JESD8-C/JESD36
JESD22-A114F
JESD22-A115-B
JESD22-C101E
|
|
|
Untitled
Abstract: No abstract text available
Text: 74AUP2G14 Low-power dual Schmitt trigger inverter Rev. 4 — 1 December 2011 Product data sheet 1. General description The 74AUP2G14 provides two inverting buffers with Schmitt trigger action which accept standard input signals. They are capable of transforming slowly changing input signals
|
Original
|
PDF
|
74AUP2G14
74AUP2G14
|
Untitled
Abstract: No abstract text available
Text: 74HC04; 74HCT04 Hex inverter Rev. 4 — 3 August 2012 Product data sheet 1. General description The 74HC04; 74HCT04 is a hex inverter. The inputs include clamp diodes that enable the use of current limiting resistors to interface inputs to voltages in excess of VCC.
|
Original
|
PDF
|
74HC04;
74HCT04
74HCT04
74HC04:
74HCT04:
JESD22-A114F
JESD22-A115-A
HCT04
|
Untitled
Abstract: No abstract text available
Text: 74LVC3G04 Triple inverter Rev. 10 — 14 June 2012 Product data sheet 1. General description The 74LVC3G04 provides three inverting buffers. Inputs can be driven from either 3.3 V or 5 V devices. This feature allows the use of these devices as translators in a mixed 3.3 V and 5 V environment.
|
Original
|
PDF
|
74LVC3G04
74LVC3G04
|
Untitled
Abstract: No abstract text available
Text: 74LVC3GU04 Triple inverter Rev. 10 — 6 July 2012 Product data sheet 1. General description The 74LVC3GU04 provides three inverters. Each inverter is a single stage with unbuffered output. Inputs can be driven from either 3.3 V or 5 V devices. These features allow the use of
|
Original
|
PDF
|
74LVC3GU04
74LVC3GU04
JESD22-A114F
JESD22-A115-A
|
74HCu04 oscillator application note
Abstract: 74HCU04 74hcu04 92s311
Text: 74HCU04 Hex inverter Rev. 4 — 12 December 2011 Product data sheet 1. General description The 74HCU04 is high-speed Si-gate CMOS devices and is pin compatible with low power Schottky TTL LSTTL . It is specified in compliance with JEDEC standard No. 7A. The 74HCU04 is a general purpose hex inverter. Each of the six inverters is a single
|
Original
|
PDF
|
74HCU04
74HCU04
JESD22-A114F
JESD22-A115-A
74HCU04N
74HCU04D
74HCU04DB
74HCU04PW
74HCU04BQ
74HCu04 oscillator application note
74hcu04 92s311
|
Untitled
Abstract: No abstract text available
Text: 74LVC3G14 Triple inverting Schmitt trigger with 5 V tolerant input Rev. 12 — 9 April 2013 Product data sheet 1. General description The 74LVC3G14 provides three inverting buffers with Schmitt trigger input. It is capable of transforming slowly changing input signals into sharply defined, jitter-free output signals.
|
Original
|
PDF
|
74LVC3G14
74LVC3G14
|
Untitled
Abstract: No abstract text available
Text: 74AUP3G04 Low-power triple inverter Rev. 7 — 29 January 2013 Product data sheet 1. General description The 74AUP3G04 provides a low-power, low-voltage triple inverting buffer. Schmitt trigger action at all inputs makes the circuit tolerant of slower input rise and fall
|
Original
|
PDF
|
74AUP3G04
74AUP3G04
|
74AHC3G14
Abstract: 74AHC3G14DP 74AHCT3G14 74AHCT3G14DP AHC3G14
Text: INTEGRATED CIRCUITS DATA SHEET 74AHC3G14; 74AHCT3G14 Inverting Schmitt trigger Product specification 2003 Nov 27 Philips Semiconductors Product specification Inverting Schmitt trigger 74AHC3G14; 74AHCT3G14 FEATURES APPLICATIONS • Symmetrical output impedance
|
Original
|
PDF
|
74AHC3G14;
74AHCT3G14
EIA/JESD22-A114-A
EIA/JESD22-A115-A
EIA/JESD22-C101
74AHC3G/AHCT3G14
SCA75
74AHC3G14
74AHC3G14DP
74AHCT3G14
74AHCT3G14DP
AHC3G14
|
DHVQFN14
Abstract: 74AHCU04 74AHCU04BQ 74AHCU04D 74AHCU04PW JESD22-A114E TSSOP14
Text: 74AHCU04 Hex inverter Rev. 03 — 14 November 2007 Product data sheet 1. General description The 74AHCU04 is high-speed Si-gate CMOS devices and is pin compatible with low power Schottky TTL LSTTL . It is specified in compliance with JEDEC standard No. 7A.
|
Original
|
PDF
|
74AHCU04
74AHCU04
JESD22-A114E:
JESD22-A115-A:
JESD22-C101C:
DHVQFN14
74AHCU04BQ
74AHCU04D
74AHCU04PW
JESD22-A114E
TSSOP14
|
NA32
Abstract: No abstract text available
Text: Multi-Layer Ceramic Chip Capacitor Array MNA Series Two or four multi-layer ceramic chip capacitors are fabricated on a single chip. Good solderability and small foot print reduce cost and space. #Dim enslons list Unit : mm MNA24 MNA22 Part No. MNA32 MNA34
|
OCR Scan
|
PDF
|
MNA22
MNA24
MNA32
MNA34
A22/M
A24/M
MNA34
178mm
NA32
|