Please enter a valid full or partial manufacturer part number with a minimum of 3 letters or numbers

    RNEG2 Search Results

    RNEG2 Datasheets Context Search

    Catalog Datasheet MFG & Type Document Tags PDF

    rneg2

    Abstract: CON8AP TG08-1505N1 CON2AP rneg4 con3 81L27 XRT81L27 3r18 con8a
    Text: A B C D E TP3 3.3v 1 VCC3v3 TP1 J9 2 + L1 FB 1 + 1 1 C5 0.1uF C6 0.1uF C7 0.1uF D2 LED DVDD DVDD DVDD 1 2 1 GND J1 RCLK1 RPOS1 RNEG1 2 4 1 3 5 7 + + + + 2 4 6 8 + + + + 120 119 118 RCLK1 RPOS1 RNEG1 CON8AP J2 RCLK2 RPOS2 RNEG2 1 3 5 7 VCC3v3 R39 SRST 4.7k


    Original
    XRT81L27 \ORCAD\PCB\81L27 rneg2 CON8AP TG08-1505N1 CON2AP rneg4 con3 81L27 3r18 con8a PDF

    DF2-A

    Abstract: XB2H DF2E
    Text: TL3M Device Triple Level 3 Mapper TXC-03453 DESCRIPTION • Maps up to three independent DS3/E3 line formats into SDH/SONET formats as follows: - DS3 to/from STM-1/TUG-3 - DS3 to/from STS-3/STS-1 - E3 to/from STM-1/TUG-3 • SDH/SONET bus access: - Byte wide drop and add buses


    Original
    TXC-03453 TXC-03453-MB DF2-A XB2H DF2E PDF

    rneg2

    Abstract: No abstract text available
    Text: QT1F-Plus Device Quad T1 Framer-Plus TXC-03103C DESCRIPTION • D4 SF, ESF including HDLC Link support , and transparent framing modes • Encodes/decodes AMI/B8ZS and forced ones density line codes • Fractional T1 gapped clock • Monitor function for frame pulse, clock and data


    Original
    TXC-03103C TXC-03103C-MB, rneg2 PDF

    300 Amp mosfet

    Abstract: No abstract text available
    Text: UCD7230 www.ti.com SLUS741D – NOVEMBER 2006 – REVISED JANUARY 2010 Digital Control Compatible Synchronous Buck Gate Drivers with Current Sense Conditioning Amplifier Check for Samples: UCD7230 FEATURES APPLICATIONS • • 1 2 • • • • • • •


    Original
    UCD7230 SLUS741D 10-mA 10-ns 300 Amp mosfet PDF

    CX28331

    Abstract: CX28332 CX28333 TBR24 48-ETQFP AMI 52 732 V
    Text: Single/Dual/Triple E3/DS3/STS-1 Line Interface Unit Data Sheet CX28331/CX28332/CX28333 –3x 28333-DSH-002-B Feb 2003 Revision History Revision Level Date Description A — 6/2001 Initial Release [Document number 28333-DSH-002-A] B — 2/2003 Removed CX2833i-1x information (see separate document)


    Original
    CX28331/CX28332/CX28333 28333-DSH-002-B 28333-DSH-002-A] CX2833i-1x 00371A CX28331 CX28332 CX28333 TBR24 48-ETQFP AMI 52 732 V PDF

    TR62411

    Abstract: DS2141A DS21Q41B DS21Q41BTN TR54016
    Text: DS21Q41B Quad T1 Framer www.dalsemi.com FEATURES § § § § § § § § § § § § § § § § Four T1 DS1/ISDN-PRI framing transceivers All four framers are fully independent Frames to D4, ESF, and SLC-96 formats 8-bit parallel control port that can be


    Original
    DS21Q41B SLC-96 DS21Q41B 128-PIN 128-PIN 56-G4011-000 TR62411 DS2141A DS21Q41BTN TR54016 PDF

    Untitled

    Abstract: No abstract text available
    Text:  XRT7302 PRELIMINARY 2 CHANNEL E3/DS3/STS-1 LINE INTERFACE UNIT SEPTEMBER 1999 REV. 1.0.0 GENERAL DESCRIPTION APPLICATIONS The XRT7302 Dual Channel E3/DS3/STS-1 Transceiver IC consists of two fully integrated transmitter and receiver line transceiver blocks that are designed


    Original
    XRT7302 XRT7302 PDF

    Untitled

    Abstract: No abstract text available
    Text: áç XRT71D04 PRELIMINARY 4 CHANNEL E3/DS3/STS-1 JITTER ATTENUATOR, STS-1 TO DS3 DESYNCHRONIZER DECEMBER 2000 REV. P1.0.2 GENERAL DESCRIPTION The XRT71D04 is a four channel, single chip Jitter Attenuator, that meets the Jitter transfer characteristic requirements specified in the ETSI TBR-24, Bellcore


    Original
    XRT71D04 XRT71D04 TBR-24, GR-499 GR-253 PDF

    Untitled

    Abstract: No abstract text available
    Text:  XRT81L27 PRELIMINARY SEVEN CHANNEL E1 LINE INTERFACE UNIT WITH CLOCK RECOVERY OCTOBER 2000 REV. P1.0.1 GENERAL DESCRIPTION The XRT81L27 is an optimized seven-channel, analog, 3.3V, line interface unit, fabricated using low power CMOS technology. The device contains seven


    Original
    XRT81L27 XRT81L27 21-channel PDF

    dmo 365 r

    Abstract: dmo 365 XRT83VSH316IB-F
    Text: XRT83VSH316 16-CHANNEL T1/E1/J1 SHORT-HAUL LINE INTERFACE UNIT OCTOBER 2007 REV. 1.0.0 GENERAL DESCRIPTION for external timing 8kHz, 1.544Mhz, 2.048Mhz, nxT1/J1, nxE1 . The XRT83VSH316 is a fully integrated 16-channel short-haul line interface unit (LIU) that operates from


    Original
    XRT83VSH316 16-CHANNEL XRT83VSH316 15-Nov-2010 dmo 365 r dmo 365 XRT83VSH316IB-F PDF

    Untitled

    Abstract: No abstract text available
    Text: áç XRT71D03 PRELIMINARY 3 CHANNEL E3/DS3/STS-1 JITTER ATTENUATOR, STS-1 TO DS3 DESYNCHRONIZER DECEMBER 2000 REV. P1.0.2 GENERAL DESCRIPTION The XRT71D03 is a three channel, single chip Jitter Attenuator, that meets the Jitter transfer characteristics requirements specified in the ETSI TBR-24,


    Original
    XRT71D03 XRT71D03 TBR-24, GR-499 GR-253 755oration PDF

    M28335-13P

    Abstract: M28335 ferrite RM6 CX28365 M28335EBGC TBR24 DIMENSIONAL STANDARD AH31 AK20 ferrite e16 ferrite transformer ch9i
    Text: Preliminary Information This document contains information on a new product. The parametric information, although not fully characterized, is the result of testing initial devices. M28335 Twelve Port T3/E3/STS-1 Line Interface Unit The M28335 is a 12-channel, T3/E3/STS-1 Line Interface Unit LIU . It is configured via a


    Original
    M28335 M28335 12-channel, GR253, TA-NWT-000253) TR-TSY-000191, TBR24 TBR25 TR54014, M28335-13P ferrite RM6 CX28365 M28335EBGC DIMENSIONAL STANDARD AH31 AK20 ferrite e16 ferrite transformer ch9i PDF

    68-bga

    Abstract: C4 to BGA 144L CDB61881 CS61881 CS61881-IB CS61881-IQ scr 106 C
    Text: CS61881 Octal E1 Analog Front End Features Description • Octal E1 Line Interface Unit Compliant with G.703 The CS61881contains eight analog front ends that each provide the line interface for E1 transmission systems. The device contains eight receivers and transmitters


    Original
    CS61881 CS61881contains 100mW DS451PP3 68-bga C4 to BGA 144L CDB61881 CS61881 CS61881-IB CS61881-IQ scr 106 C PDF

    PRM 231 e1

    Abstract: TR-TSY-499 SAS controller chip H100 IXF3208 LXT3008 LXT3108 LXT384 SLC96 G964
    Text: IXF3208 Octal T1/E1/J1 Framer with On-Chip PRM Advance Information Datasheet The Intel IXF3208 with On Chip PRM is an octal framer for T1/E1/J1 and ISDN primary rate interfaces operating at 1.544 Mbps or 2.048 Mbps. Each framer consists of a receive and


    Original
    IXF3208 IXF3208 LXT3108 LXT384 5M-1994. PRM 231 e1 TR-TSY-499 SAS controller chip H100 LXT3008 SLC96 G964 PDF

    DS2143

    Abstract: DS21Q41B DS21Q43A DS21Q43ATN RG802 TS15
    Text: DS21Q43A DS21Q43A Quad E1 Framer FEATURES FUNCTIONAL DIAGRAM • Four E1 CEPT or PCM–30 /ISDN–PRI framing transceivers • All four framers are fully independent; transmit and receive sections of each framer are fully independent RECEIVE FRAMER ELASTIC


    Original
    DS21Q43A DS21Q43A G4011 DS2143 DS21Q41B DS21Q43ATN RG802 TS15 PDF

    CON12

    Abstract: kx-7 26 SO-64 CS61582 CS61582-IQ5 CS61584 12.352 cts
    Text: CS61582 A Cirrus Logic Company D ual T1/E1 Line Interface Features General Description • The CS61582 is a dual line interface optimized for highly-integrated T1/E1 asynchronous or synchronous multiplexer applications such as SONET and SDH. Each channel features individual control and status


    OCR Scan
    CS61582 220mW CS61584 CS61582 PE-65388 PE-65770 PE-65838 PE-68674 PE-65870 ST5112 CON12 kx-7 26 SO-64 CS61582-IQ5 CS61584 12.352 cts PDF

    IR DATABOOK SCR

    Abstract: cmos logic databook BTS 8800 COMCLOK 13.56 CON12 line output transformer for television Transformer te-e TTL databook TTL databook application CS61584A
    Text: CS61584A Product Databook =CIRRUS LOGIC FEATURES • Dual T1/E1 Line Interface ■ 3.3 Volt and 5 Volt Versions D ual T1/E1 Line In terface ■ Crystalless Jitter Attenuator Meets European CTR 12 and ETSI ETS 300 011 Specifications ■ Matched Impedance Transmit Drivers


    OCR Scan
    ST5175T TD38-1505A PE-65388 PE-65770 PE-65838 PE-68674 PE-65870 T1016 T1072 ST5112 IR DATABOOK SCR cmos logic databook BTS 8800 COMCLOK 13.56 CON12 line output transformer for television Transformer te-e TTL databook TTL databook application CS61584A PDF

    Untitled

    Abstract: No abstract text available
    Text: DS21Q41B PRELIMINARY DALLAS DS21Q41B Q u a d T I Framer SEMICONDUCTOR FEATURES FUNCTIONAL DIAGRAM • F o u rU DS1/ISDN-PRI framing transceivers • All four framers are fully independent • Frames to D4, ESF, and SLC-96 formats • 8 -b it parallel control port that can be connected to


    OCR Scan
    DS21Q41B SLC-96 128-PIN 56-G4011-000 Ebmi30 PDF

    RSIG11

    Abstract: No abstract text available
    Text: DALLAS SEMICONDUCTOR Four x Four 16 Channel T1/E1 Framer Fourx Three 12 Channel T1/E1 Framer Preliminary DS21FF42/DS21FF44 DS21FT42/DS21FT44 FEATURES • Sixteen 16 or Twelve (12) Completely Independent T1 or E1 Framers in O ne Small 27mm x 27mm Package


    OCR Scan
    DS21FF42/DS21FF44 DS21FT42/DS21FT44 DS21Q42 DS21FF42 DS21FT42) DS21Q44 DS21FF44 DS21FT44) DS21FT42 RSIG11 PDF

    Untitled

    Abstract: No abstract text available
    Text: CS61582 A Cirrus Logic Company Dual T1/E1 Line Interface Features General Description CS61582 is a dual line interface optimized for Dual T1/E1 Line Interface Optimized for The highly-integrated T1/E1 asynchronous or synchronous Mutiplexer Applications multiplexer applications such as SONET and SDH.


    OCR Scan
    CS61582 CS61582 220mW PE-65388 PE-65770 PE-65838 PE-68674 PE-65870 ST5112 PDF

    Untitled

    Abstract: No abstract text available
    Text: DATA S H E E T JULY 1999 Revision 1.1 LXT384 Octal T1/E1 Transceiver General Description The LXT384 is an octal short haul Pulse Code Modulation PCM transceiver for use in both 1.544 Mbps (Tl) and 2.048 Mbps (El) applications. It incorporates eight independent receivers and eight independent transmitters


    OCR Scan
    LXT384 LXT384 ETS300166. LXT384O 5M-1994. PDF

    RI00P

    Abstract: No abstract text available
    Text: CS61582 ACfrrus Logic Company Dual T1/E1 Line Interface Features General Description • Dual T1/E1 Line Interface Optimized for Mutiplexer Applications The CS61582 is a dual line interface optimized for highly-integrated T1/E1 asynchronous or synchronous


    OCR Scan
    CS61582 CS61584 CS61582 DS224PP1 PE-65388 PE-65770 PE-65838 PE-68674 PE-65870 ST5112 RI00P PDF

    RDC22

    Abstract: No abstract text available
    Text: PRELIMINARY DS21Q42 Enhanced QUAD T1 FRAMER DALLAS SEMICONDUCTOR FEATURES FUNCTIONAL DIAGRAM • Four T1 DS1/ISDN—PRI/J1 framing transceivers • All four framers are fully independent • Each of the four framers contain dual twoframe elastic store slip buffers that can connect


    OCR Scan
    DS21Q42 64-byte DS21Q44 RDC22 PDF

    ssr 40ac

    Abstract: No abstract text available
    Text: DALLAS SEMICONDUCTOR FEATURES • • • • • • • • • • • • • • • Four E 1 CEPT or PCM-30 /ISDN-PRI framing transceivers All four framers are fully independent; transm it and receive sections of each framer are fully independent Frames to FAS, CAS, CCS, and CRC4


    OCR Scan
    DS21Q44 PCM-30) ssr 40ac PDF