TAG 8816
Abstract: tiris rfid Transponder protocol irreversible locking automatic repeat request D516
Text: Tag-it Reader System Series 6000 Host Protocol Reference Manual 11-04-21-001 July 1999 1 Tag-it Reader Host Protocol Reference Manual July 1999 Edition Two - July 1999 This is the second edition of this manual for the Tag-it Reader Host Protocol. It describes the firmware command set as implemented with release 2 and beyond
|
Original
|
PDF
|
|
tiris rfid
Abstract: RI-K01-320A RI-S00-NAV2 tiris rfid 13.56 TIRIS RFID systems tiris RI-I02 13.56 MHz RFID antenna vswr receiver of rfid tag tag SWITCH
Text: Tag-it Reader System Series 6000 Reader / Antenna Set RI-K01-320A 120 mW RI-K02-320A (800 mW) Reference Guide 11-06-21-050 July 1999 Tag-it Reader / Antenna Set – Reference Guide July 99 Edition One – July 1999 This is the first edition of this manual for the Tag-it Reader / Antenna Set.
|
Original
|
PDF
|
RI-K01-320A
RI-K02-320A
tiris rfid
RI-K01-320A
RI-S00-NAV2
tiris rfid 13.56
TIRIS RFID systems
tiris
RI-I02
13.56 MHz RFID antenna vswr
receiver of rfid tag
tag SWITCH
|
datasheet of max233
Abstract: ANM031 10-25 l7 80c51 with secret rom MAX233 S0-S15 TAG C3 TAG B3 TAG C2 TAG C7
Text: ANM031 Secret Tag on 80C51 Family Microcontrollers Overview permits personalization of any electronic equipment using a 80C51 architecture. The Secret Tag is a feature which allows serialization of each microcontroller for identification of a specific equipment.
|
Original
|
PDF
|
ANM031
80C51
MAX233
80C51
12MHz
datasheet of max233
ANM031
10-25 l7
80c51 with secret rom
MAX233
S0-S15
TAG C3
TAG B3
TAG C2
TAG C7
|
MATRA MHS 80c51
Abstract: ANM031 80C51 83C154 80C154 tag3
Text: ANM031 MATRA MHS Secret Tag on 80C51 Family Microcontrollers Overview The Secret Tag is a feature which allows serialization of each microcontroller for identification of a specific equipment. For instance, on a network, each terminal equipment can be identified by comparing the identifier sent via
|
Original
|
PDF
|
ANM031
80C51
64-bit
80C31/80C51
80C32/80C52
80C154/83C154
83C154D
MATRA MHS 80c51
ANM031
83C154
80C154
tag3
|
S10BB
Abstract: S9-M S10-BB S-10 S9M, RELECO multicore solder wire
Text: relays SOCKETS FOR C9 & C10 RELAYS • Built in retaining clip • Removable label marking facility • DIN rail, solder tag or PCB mount • S9M is only 22.5mm wide • Bridge bar available for S-10 • S-10 is only 16.5mm wide S9-M Two level, screws in line
|
Original
|
PDF
|
S10BB
S10BB
S9-M
S10-BB
S-10
S9M, RELECO
multicore solder wire
|
82C691
Abstract: CY2254ASC-2 CY27C010 CY82C691 CY82C692 CY82C694 cy82 C691H
Text: PRELIMINARY CY82C691 Pentiumt hyperCachet Chipset System Controller Features DProvides power management support DSupports six banks of DRAM six RAS DIntegrated 8Kx21 tag (direct mapped or DSupports DRAM densities up to 16 Mb DUp to 768 MB main memory Dvariable drive on DRAM address and
|
Original
|
PDF
|
CY82C691
8Kx21
82C691
CY2254ASC-2
CY27C010
CY82C691
CY82C692
CY82C694
cy82
C691H
|
Untitled
Abstract: No abstract text available
Text: DVK90130 MLX90130 Development kit Features and Benefits Application Example Conforms with ISO/IEC 14443 A and B, Conforms with ISO/IEC 15693 Conforms with ISO/IEC 18000-3 mode 1 High speed communication 848kbit/s Embedded RF field and TAG detectors
|
Original
|
PDF
|
DVK90130
MLX90130
848kbit/s)
MLX90130
ISO14001
December-2013
|
SiS 651 chipset
Abstract: SiS chipset TI HA04 logic diagram of 74LS245 SIS 651 128m simm 72 pin ide hardisk sis chipset ide pci to isa bridge Silicon Integrated System
Text: SiS5120 Pentium PCI/ISA Chipset 1. Introduction PBSRAM CPU Host Address Host Data Bus Tag RAM MD Bus 244 x 2 optional MA Bus Master IDE DRAM SiS5120 USB GPIO BIOS KBC 245 x2 or x4 PCI Bus ISA Bus ISA Device ISA Device ISA Device ISA Dev ice PCI Device PCI
|
Original
|
PDF
|
SiS5120
SiS 651 chipset
SiS chipset
TI HA04
logic diagram of 74LS245
SIS 651
128m simm 72 pin
ide hardisk
sis chipset ide
pci to isa bridge
Silicon Integrated System
|
"snoop filter"
Abstract: 82801DB E8870DH E8870SP snoop filter ITANIUM2 82870P2 E8870 E8870IO P64H2
Text: Intel E8870SP Scalability Port Switch SPS Datasheet Product Features • ■ ■ Scalability Port (SP): — Six SPs with 3.2 GB/s peak bandwidth per direction per SP. — Bi-directional SPs for a total bandwidth of 38.4 GB/s. Integrated Snoop Filter: — 1 MB 12-way set associative tag array
|
Original
|
PDF
|
E8870SP
12-way
"snoop filter"
82801DB
E8870DH
snoop filter
ITANIUM2
82870P2
E8870
E8870IO
P64H2
|
MIL-PRF-29504
Abstract: M29504
Text: MIL-PRF28876 181-051 M29504/3 Type Dummy Terminus Size 16 .547 13.9 .050 (1.3) See Note 4 Retaining Clip Terminus Body C Ø .102 (2.6) 2x Ø.116 Environmental Seal APPLICATION NOTES 1. Assembly packaged in plastic bag and tag identified with manufacturer’s name and part number and date code.
|
Original
|
PDF
|
MIL-PRF28876
M29504/3
MIL-PRF-29504/3.
MIL-PRF-29504/3
MIL-PRF-28876
MIL-PRF-29504
M29504
|
RAS 1210 SUN HOLD
Abstract: sun hold ras 1210 SiS5571 magnetic switch diagram push botton SiS chipset IRQ1-15 t85 ha6 HA2311 Silicon Integrated System HA25
Text: SiS5571 Pentium PCI/ISA Chipset 1. System Block Diagram PBSRAM CPU Host A ddress Host Data Bus Tag RAM MD Bus Master IDE MA Bus SiS5571 Keyboard DRAM USB PCI Bus ISA Bus ISA Device ISA D ev ice ISA Device Preliminary V2.0 December 9, 1996 ISA Device PCI Device
|
Original
|
PDF
|
SiS5571
75/66/60/50MHz
64-bit
32-bit
RAS 1210 SUN HOLD
sun hold ras 1210
magnetic switch diagram push botton
SiS chipset
IRQ1-15
t85 ha6
HA2311
Silicon Integrated System
HA25
|
AD143
Abstract: NM2200 rz2 h24 SD335 RZ2 G6 AD133 RZ2 G24 BT 2323 M ic pin configuration AD313 AD303
Text: A B C D E SHEET INDEX PENTIUM II MOBILE MODULE VREG Sheet 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 TAG 4 L2 CACHE CPU 443BX NORTH BRIDGE Sheet Name Description ARCHITECTURE BLOCK DIAGRAM MMC-2 CONNECTOR CPU, DRAM I/F MMC-2 CONNECTOR (PCI/AGP I/F)
|
Original
|
PDF
|
NM2200/NMG5)
2N7002
NC7SZ08
576MHZ
FA-368
RNX13,
RNX14,
BC276
BC274
AD143
NM2200
rz2 h24
SD335
RZ2 G6
AD133
RZ2 G24
BT 2323 M ic pin configuration
AD313
AD303
|
Untitled
Abstract: No abstract text available
Text: G MICRO" M ITSUBISHI L S ., .V \\^ Z > M 332 4 3G S -25 ,-3 0 CMOS TAG MEMORY M 32/TAG M DESCRIPTION M 3 3 2 4 3 G S -2 5 , -3 0 (M 3 2 /T A G M ) is 5 1 2 entry X 4 w ay PIN CONFIGURATION (BOTTOM VIEW) /1 0 2 4 entry X 2 w ay T A G M em o ry fa b ric a te d with a C M O S
|
OCR Scan
|
PDF
|
32/TAG
M33243GS-25
|
Untitled
Abstract: No abstract text available
Text: G m ic r o " t, 2 * H f l 2 a o a i s i H b . m h M its u b is h i l s i , M33243GS-25,-30 s« * • n iT S U B X S H iin ic n P T R /n iP R O ete d CMOS TAG MEMORY M 32/TA G M r^ z s -s > [ DESCRIPTION M33243GS-25, -30 (M 32/TAG M ) is 512 entry X 4 way
|
OCR Scan
|
PDF
|
M33243GS-25
32/TA
M33243GS-25,
32/TAG
|
|
485TurboCache
Abstract: 82485MA-33 2716 intel 82485MB
Text: INTEL CORP UP/PRPHLS SbE ]> 4öHbl?S Ollllb^ 31fi in y 485TURBOCACHE MODULE 'TMb-2.3-14 Intel486 MICROPROCESSOR CACHE UPGRADE 82485MA (64k Module) 82485MB (128k Module) High Integration — Seven Square Inch Area — Includes Tag, Data, Parity, and Controller
|
OCR Scan
|
PDF
|
485TURBOCACHE
Intel486TM
82485MA
82485MB
Intel486
Intel48SKEN#
82485MA-33
2716 intel
82485MB
|
TA114
Abstract: BWEB TA111 PC 2500H SA02 SA07 ta115 485Turbocache 82485M L486
Text: in te i 82485 SECOND LEVEL CACHE CONTROLLER FOR THE Intel486 MICROPROCESSOR High Performance — Zero Wait State Access on Cache Hit — One Clock Bursting — Two-Way Set Associative — Write Protect Attribute Per Tag — Start Memory Cycles in Parallel
|
OCR Scan
|
PDF
|
Intel486â
lntel486TM
TA114
BWEB
TA111
PC 2500H
SA02
SA07
ta115
485Turbocache
82485M
L486
|
82485
Abstract: No abstract text available
Text: in te i 82485 SECOND LEVEL CACHE CONTROLLER FOR THE Intel486 MICROPROCESSOR High Performance — Zero Wait State Access on Cache Hit — One Clock Bursting — Two-Way Set Associative — Write Protect Attribute Per Tag — Start Memory Cycles in Parallel
|
OCR Scan
|
PDF
|
Intel486â
lntel486TM
132-Pin
82485
|
CSM 6850
Abstract: mg80960xa 80960XA BV EI 303 3628 80960CA 80960KA 80960KB 80960MC M8259A 77106
Text: 80960XA EMBEDDED 32-BIT MICROPROCESSOR WITH 33RD TAG BIT TO SUPPORT OBJECT-ORIENTED PROGRAMMING AND DATA SECURITY M ilita ry • Implements JIAWG 32-Bit ISA Standard ■ High-Performance Embedded Architecture — 25 MIPS Burst Execution at 25 MHz — 9.4 MIPS* Sustained Execution at
|
OCR Scan
|
PDF
|
80960XA
32-BIT
80-Bit
CG/SALE/101789
CSM 6850
mg80960xa
80960XA
BV EI 303 3628
80960CA
80960KA
80960KB
80960MC
M8259A
77106
|
W22C
Abstract: S12301DS 5133S stp520 t12m256 T12M256A-12J UPC507 MITAC PC515 GP014
Text: MODEL : 5133S Revision 02A Table of Contents page 1 Cover Sheet Block Diagram 2 Central Processor Unit 3 North Bridge Part A & PBSRAM/TAG RAM 4 North Bridge Part B 5 System Memory 6 South Bridge 7 PCMCIA Controller & Socket 8 Audio Codec & Amplifier 9 Enhance IDE & FDD Connector
|
OCR Scan
|
PDF
|
5133S
VT82C686A
1000P
2N7002
2N7002
MLL34B
SCK431CSK-1
OT23N
W22C
S12301DS
stp520
t12m256
T12M256A-12J
UPC507
MITAC
PC515
GP014
|
82485
Abstract: No abstract text available
Text: Â M © 1 DGsOF@K[MÄ¥D Kl J n te l DEC 05 82485 SECOND LEVEL CACHE CONTROLLER FOR THE Ì486TM MICROPROCESSOR High Performance — Zero Wait State Access on Cache Hit — One Clock Bursting — Two-Way Set Associative — Write Protect Attribute Per Tag
|
OCR Scan
|
PDF
|
486TM
132-Pin
82485
|
82485
Abstract: EA0S PC 2500H tagram match SA010 SA09 TAI11 "Lookaside Cache"
Text: » ù n tg l 0 5 ¡991 82485 SECOND LEVEL CACHE CONTROLLER FOR THE Ì 486 TM MICROPROCESSOR High Performance — Zero Wait State Access on Cache Hit — One Clock Bursting — Two-Way Set Associative — Write Protect Attribute Per Tag — Start Memory Cycles in Parallel
|
OCR Scan
|
PDF
|
486TM
132-Pin
82485
EA0S
PC 2500H
tagram match
SA010
SA09
TAI11
"Lookaside Cache"
|
Untitled
Abstract: No abstract text available
Text: r r i m f LT1166 ü TECHNOLOGY P ow er O u tp u t S tag e A u to m a tic Bias System F€flTU KS DCSCM PTIOn • Set Class AB Bias Currents ■ Eliminates Adjustments ■ Eliminates Thermal Runaway of Iq The LT 1166 is a bias generating system for controlling
|
OCR Scan
|
PDF
|
LT1166
LT1166
LT1105
LT1206
250mA/60MHz
900Wps
LT1210
A/40MHz
00V/ns
|
Untitled
Abstract: No abstract text available
Text: Ä G S M A N G E O M [F iG M T D @ të 80960XA EMBEDDED 32-BIT MICROPROCESSOR WITH 33RD TAG BIT TO SUPPORT OBJECT-ORIENTED PROGRAMMING AND DATA SECURITY Military • On-Chip Memory Management Unit — 4 Gigabyte Linear Address Space per Task — 4 Kbyte Pages with Supervisor/User
|
OCR Scan
|
PDF
|
80960XA
32-BIT
80-Bit
80960XA
|
C5F3
Abstract: K9940 HCT92 C5L4 C4-K r7a2 C7K9 c9d1 P609 c9h2
Text: TABLE TOP OF CONTENTS B L O C K .1 - 9 HOST B L O C K . 1 0 - 1 4 SLO T 1 CONN 1G J TAG CO NN 11 CLO CK DR I VE R 12 NORTH BRIDGE 0* H O S T B R I D G E S DR A M DI MM S AGP SLO T B L O C K . 1 5 - 1 8
|
OCR Scan
|
PDF
|
44IRE
44TES
LF959
HCT92
C5F3
K9940
C5L4
C4-K
r7a2
C7K9
c9d1
P609
c9h2
|