Untitled
Abstract: No abstract text available
Text: Project laboratory and thesis topics at the Faculty of Electrical Engineering and Informatics INTRODUCTION – PLEASE READ CAREFULLY Dear International Student! Thank you for your interest to attend a Project Laboratory course or to prepare your BSc or MSc thesis
|
Original
|
PDF
|
|
vhdl code for Clock divider for FPGA
Abstract: structural vhdl code for multiplexers vhdl code for shift register vhdl code for accumulator full adder using x-OR and NAND gate full adder circuit using xor and nand gates tristate xnor gate XC3000A XC3100A vhdl full adder using x-OR and NAND gate
Text: R LogiBLOX May 25, 1997 Product Specification Xilinx, Inc. thesis tools such as Synopsys FPGA Compiler, Xilinx Foundation Package, and Mentor Autologic. 2100 Logic Drive San Jose, CA 95124 Phone +1 408-559-7778 Fax: +1 408-559-7114 URL www.xilinx.com Overview
|
Original
|
PDF
|
|
pc controlled robot main project circuit diagram
Abstract: robot circuit diagram robot circuit diagram free wireless robot altera de2 board stepper motor computer wireless robot KH56QM-961 Schematic drawings for the position control of dc motor with encoder de2 board robot control Motor Driver Circuit schematic 10 ampere
Text: Team MinMyra Introduction The MinMyra project has been developed by 4 students as a final project during the spring before doing their master thesis. The project is at the division of Fluid and Mechanical Engineering Systems FluMeS at Linköpings University, Linköping Sweden.
|
Original
|
PDF
|
M4-10
M4-20
M5-30
M8-30
tmms06
pc controlled robot main project circuit diagram
robot circuit diagram
robot circuit diagram free
wireless robot
altera de2 board stepper motor
computer wireless robot
KH56QM-961
Schematic drawings for the position control of dc motor with encoder
de2 board robot control
Motor Driver Circuit schematic 10 ampere
|
IBM "embedded dram"
Abstract: m5m4v4169 Intel 1103 DRAM Nintendo64 IBM98 toshiba fet databook dynamic memory controler MOSYS eDRAM "1t-sram" MoSys
Text: ABSTRACT MODERN DRAM ARCHITECTURES by Brian Thomas Davis Co-Chair: Assistant Professor Bruce Jacob Co-Chair: Professor Trevor Mudge Dynamic Random Access Memories DRAM are the dominant solid-state memory devices used for primary memories in the ubiquitous microprocessor systems of
|
Original
|
PDF
|
conn95]
64-Mbit
Woo00]
EE380
class/ee380/
Wulf95]
Xanalys00]
Yabu99]
IBM "embedded dram"
m5m4v4169
Intel 1103 DRAM
Nintendo64
IBM98
toshiba fet databook
dynamic memory controler
MOSYS eDRAM
"1t-sram"
MoSys
|
16650 uart
Abstract: VT21702 Multi-Channel Serial Audio Interface Diagram MIDI WAVETABLE DSP AC97 MPU-401 MIDI mpu-401 interface without usb PCI game port soundblaster vlsi technology inc
Text: Advanced Computing VT2170 2 T h u n d e r B i rd 128 3D PCI Audio Accelerator OVERVIEW The VT21702 ThunderBird 128 ™ is a high performance PCI audio accelerator jointly developed by QSound Labs and VLSI Technology. It combines the most compelling 3D and music thesis technologies available with the
|
Original
|
PDF
|
VT21702
128TM
16650 uart
Multi-Channel Serial Audio Interface Diagram
MIDI WAVETABLE DSP
AC97
MPU-401
MIDI mpu-401 interface without usb
PCI game port
soundblaster
vlsi technology inc
|
GOERTZEL ALGORITHM SOURCE CODE for dtmf in c
Abstract: GOERTZEL ALGORITHM SOURCE CODE DSP16 TMS320 TMS320C80 SPRA016 SPRA012A dtmf detection using goertzel
Text: Modified Goertzel Algorithm in DTMF Detection Using the TMS320C80 Application Report Chiouguey J. Chen Digital Signal Processing Solutions—Semiconductor Group SPRA066 June 1996 Printed on Recycled Paper IMPORTANT NOTICE Texas Instruments TI reserves the right to make changes to its products or to discontinue any
|
Original
|
PDF
|
TMS320C80
SPRA066
GOERTZEL ALGORITHM SOURCE CODE for dtmf in c
GOERTZEL ALGORITHM SOURCE CODE
DSP16
TMS320
TMS320C80
SPRA016
SPRA012A
dtmf detection using goertzel
|
NI1000 nestor
Abstract: ZISC036 NLX-420 MD-1220 nestor neural network 250M NM6403 siemens ma N64000
Text: Using of microprocessor NM6403 for neural net emulation a a a a P.A. Chevtchenko , D.V. Fomine , V.M. Tchernikov , and P.E. Vixne a RC Module, 3 Eight March 4th Street, Box 166, Moscow, 125190, Russia, tel. +7-095-152-9335, fax. +7-095-152-4661, E-mail: fomin@module.vympel.msk.ru
|
Original
|
PDF
|
NM6403
NM6403,
64-bit
est90,
320C4x
NI1000 nestor
ZISC036
NLX-420
MD-1220
nestor
neural network
250M
siemens ma
N64000
|
ADSP-215xx
Abstract: TMS320DA250 addressing modes of adsp 21xx processors vhdl code for systolic iir filter TMS320DRE200 tms320f2812 addressing modes adsp215xx TMS320C4X ARCHITECTURE, ADDRESSING MODES TMS320DSC21 verilog code for speech recognition
Text: 2002 DSP directory Image by Mike O’Leary MARKET ANALYSIS FORECASTS DSP SALES TO TURN UPWARD IN 2002, WITH ISUPPLI PREDICTING A 4% RISE AND FORWARD CONCEPTS EXPECTING A 32% GAIN. By Robert Cravotta, Technical Editor www.ednmag.com LAST YEAR WAS A HARSH ONE for
|
Original
|
PDF
|
32-bit,
24-bit,
16-bit,
LMS24
LMS16
ADSP-215xx
TMS320DA250
addressing modes of adsp 21xx processors
vhdl code for systolic iir filter
TMS320DRE200
tms320f2812 addressing modes
adsp215xx
TMS320C4X ARCHITECTURE, ADDRESSING MODES
TMS320DSC21
verilog code for speech recognition
|
bd-9b
Abstract: DD15 812B
Text: 7\ IS O V IE W S C A L E NU M B ER UF C IR C U IT S 0] Ñ UTES 1, MATERIAL: SEE TABLE 2, FINISHES; SEE TABLE 3 ERDBUET S E E E I F I E A T I D N :NBT REQUIRED 4 INEH BIMS ARE SHEWN IN PAREN THESIS XXX 5, "XX" REFERS TD THE NUMBER UF CIRCUITS 6. MATES WITH: 3.81 MM HEABERS
|
OCR Scan
|
PDF
|
SD-39930-003
93D8XX
3993002D4
3993002D5
39930020B
3993002D7
SB-39930-003
bd-9b
DD15
812B
|
Untitled
Abstract: No abstract text available
Text: Filters G E N E R A L IN F O R M A T IO N L C an d C r y s ta l Filters Over 50 years of specialization in selective networks, from image parameter design to modern network syn thesis are reflected in the superior performance, minia turization, stability, and reliability of the electric wave
|
OCR Scan
|
PDF
|
30MHz,
|
Untitled
Abstract: No abstract text available
Text: SD -3993Q-003 \ _ _ _ _ _ _ _ _ 1£ IS D VIEW SE A L E NUMBER OF "A " C IR C U IT S 19,1 [.7 5 ] 6,48 [,255] 1 8 ,3 [.7 2 ] NUTES: MATERIAL: SEE TABLE FINISHES: SEE TABLE PRUBUIIT S P E C I F I C A T I O N : NBT REQUIRED INCH DIMS ARE SHOWN IN PARE N THESIS
|
OCR Scan
|
PDF
|
-3993Q
|
K 112 C945
Abstract: TRANSISTOR c945 p transistor c945
Text: HOLTEK H T HT387A 11.2 Sec Voice Melody with CDS Control Features • • Operating frequency: 1024KHz • Operating voltage: 2.4V~5.0V • Low stand-by current l|iA for VDD=3V • 2-channel melody and 1-channel voice syn thesis • Three channel mixed play
|
OCR Scan
|
PDF
|
1024KHz
67KHz)
HT387A
HT387A
0000H
180ms
K 112 C945
TRANSISTOR c945 p
transistor c945
|
BS4 siemens
Abstract: SDA3112 6bs4 2U10 block vp 3112
Text: S IE M E N S SDA3112 TV PLL The SDA 3112 is produced in ASBC technology. In connection with VCO tuner and a fast prescaler (prescaler factor 1:64), It represents a<Jigital|y programmable PLL for a TV set with frequency syn thesis tuning. The PLL enables a crystal exact adjustment of the tuner oscillator frequencies for
|
OCR Scan
|
PDF
|
SDA3112
21t215
Rl-22
R4-22
BS4 siemens
6bs4
2U10
block vp 3112
|
TB 2929 H
Abstract: TB 2929 Ha amplifier TB 2929 H amplifier TSC 4424 oki voice synthesizer msm6375 rsj-5 TB 2929 MSM6376 diode i0-i6
Text: O K I semiconductor MSM6375 / MSM6374 / MSM6373 / MSM6372_ 1M bit/512K bit/256K bit M A SK ROM SPEECH SYNTHESIZER_ GEN ERA L DESCRIPTION Th e M SM 6375 se rie s is an A D P C M sp eech syn thesis LSI u tiliz in g a CM OS sp eech processor c irc u it in
|
OCR Scan
|
PDF
|
MSM6375
MSM6374
MSM6373
MSM6372
it/512Kbit/256K
12-bit
MSM6376
TB 2929 H
TB 2929 Ha amplifier
TB 2929 H amplifier
TSC 4424
oki voice synthesizer msm6375
rsj-5
TB 2929
diode i0-i6
|
|
CY7C3381A
Abstract: CY7C3381A-0JC CY7C3381A-0JI CY7C3381A-XJC CY7C3382A CY7C3384A CY7C3385A 00252-B
Text: CY7C3381A CY7C3382A CYPRESS Features • Very high speed — Loadable counter frequencies greater than SO MHz — Chip-to-chip operating frequencies up to 60 MHz • Unparalleled FPGA performance for counters, data path, state machines, arithmetic, and random logic
|
OCR Scan
|
PDF
|
CY7C3381A
CY7C3382A
16-bit
68-pin
100-pin
CY7C3382A-0AC
CY7C3382A
68-Lead
CY7C3382Aâ
CY7C3381A-0JC
CY7C3381A-0JI
CY7C3381A-XJC
CY7C3384A
CY7C3385A
00252-B
|
framer E1
Abstract: SA8 357 TS1-40 44-PIN DS2143 DS2143Q TS16
Text: DS2143/DS2143Q DALLAS D S 2 1 4 3 /D S 2 1 4 3 Q E1 Controller SEMICONDUCTOR FEATURES PIN ASSIGNMENT • E1/ISDN-PRI framing transceiver TCLK : 1 • Frames to CAS, CCS, and CRC4 formats ^ TSER C 2 TCHCLK : 3 • Parallel Control Port TPOS : 4 TNEG : 5 • Onboard two frame elastic store slip buffer
|
OCR Scan
|
PDF
|
DS2143/DS2143Q
DS2141AT1
40-pin
44-pin
DS2143Q)
DS2143
DS2143
framer E1
SA8 357
TS1-40
DS2143Q
TS16
|
frws 5-4
Abstract: CY7C381-0JI C3816 G68 Package vhdl code for lte channel coding CY7C381 CY7C382 7c381 C381-9 C3812
Text: ¡iiö i id in tJ . iv iu iiu c iy , M u y u t ji i / , Revision: Wednesday, March 16,1994 ¥ CY7C381 CY7C382 cypress Features • Very high speed — Loadable counter frequencies greater than 100 MHz — Chip-to-chip operating frequencies up to 85 MHz — Input + logic cell + output delays
|
OCR Scan
|
PDF
|
CY7C381
CY7C382
68-pin
16-bit
frws 5-4
CY7C381-0JI
C3816
G68 Package
vhdl code for lte channel coding
CY7C382
7c381
C381-9
C3812
|
CLAREX
Abstract: Vactec optocoupler 118MFRTD BLH ELECTRONICS CALIBRATION TF5SX17ZZ VTL5C10 50hz wien oscillator VTL5C1 Wheatstone Bridge amplifier Sage Laboratories Phase Shifters
Text: rrun^Aß J Ê k tm F Application Note 43 TECHNOLOGY June 1990 Bridge Circuits Marrying Gain and Balance Jim Williams Bridge circuits are among the most elemental and powerful electrical tools. They are found in measurement, switching, oscillator and transducer circuits. Additionally, bridge tech
|
OCR Scan
|
PDF
|
AN43-47
61/TPuT
AN43-48
CLAREX
Vactec optocoupler
118MFRTD
BLH ELECTRONICS CALIBRATION
TF5SX17ZZ
VTL5C10
50hz wien oscillator
VTL5C1
Wheatstone Bridge amplifier
Sage Laboratories Phase Shifters
|
AD9955
Abstract: switching pattern for three phase matrix converter AD9713B dds phase noise application note AD9721 dds military AD9101 AD9720 AN-237
Text: ANALOG ► DEVICES AN-237 APPLICATION NOTE ONE TECHNOLOGY WAY • P.O. BOX 9106 • NORWOOD, MASSACHUSETTS 02062-9106 • 617/329-4700 Choosing DACs for Direct Digital thesis by David Buchanan INTRODUCTION Direct Digital thesis DDS is a technique for deriv
|
OCR Scan
|
PDF
|
AN-237
AD9955
switching pattern for three phase matrix converter
AD9713B
dds phase noise application note
AD9721
dds military
AD9101
AD9720
|
Untitled
Abstract: No abstract text available
Text: Serial-Port 16-Bit SoundComm Codec AD1843 ANALOG DEVICES FEATURES Single Chip Integrated Speech, Audio, Fax and Modem Codec Highly Configurable Stereo ZA ADCs and Quad XA DACs Supports V.34, V.32bis, and Fallback M odem Standards As W ell As Voice Over Data
|
OCR Scan
|
PDF
|
16-Bit
AD1843
32bis,
100-Terminal
0177j
|
Untitled
Abstract: No abstract text available
Text: tvjooim. iviunuay, oepiariiuei ¿u, i»»o Revision: Tuesday, May 10,1994 r# CYPRESS Features • Very high speed — Loadable counter frequencies greater than 150 MHz — Chip-to-chip operating frequencies up to 120 MHz — Input + logic cell + output delays
|
OCR Scan
|
PDF
|
68-pin
100-pin
16-bit
|
Untitled
Abstract: No abstract text available
Text: CY7C3381A CY7C3382A 5r CYPRESS Features • Very high speed — Loadable counter frequencies greater than SO MHz — Chip-to-chip operating frequencies up to 60 MHz UltraLogic 3.3V High Speed IK Gate CMOS FPGA — PC and workstation platforms Functional Description
|
OCR Scan
|
PDF
|
CY7C3381A
CY7C3382A
7C3381A
7C3382A
44-pin
100-Pin
68-Lead
|
SAM9707
Abstract: DREAM SAM9407 Dream Atmel SAM9707 sam9407
Text: Æ jjEL SAM9707 dream INTEGRATED SOUND STUDIO PIN TO PIN REPLACEMENT FOR SAM9407 - REQUIRES 3.3V CORE SUPPLY VC3 • Single chip sound studio, typical application includes : — wavetable thesis, serial MIDI in & out, MPU-401 UART — game compatible thesis, with Adlib interface
|
OCR Scan
|
PDF
|
SAM9707
SAM9407
MPU-401
SAM9707
DREAM SAM9407
Dream Atmel SAM9707
|
83977ATF
Abstract: winbond msl 83977TF marking rld bh sot 223 st ae gp 446
Text: W83977ATF WINBOND I/O W83977ATF Data Sheet Revision History Pages Dates Version Version Main Contents on Web 1 n.a. 08/25/97 0.50 First published. 2 53,54,58,63,64,65, 69,138.1,139 11/17/97 0.51 Register correction 3 1,2,3,20,45,53,63, 65,99,103,150 04/01/98
|
OCR Scan
|
PDF
|
W83977ATF
8S6-3S-770066
83977ATF
winbond msl
83977TF
marking rld bh sot 223
st ae gp 446
|