616PT
Abstract: TTN 46 16
Text: A ARA2000S12 CATV Reverse Amplifier with Step Attenuator Advanced Product Information Rev. 0 FEATURES • · · · · · Low cost integrated monolithic GaAs amplifier with step attenuator. Attenuation Range: 0 56 dB, variable in 1 dB steps via serial input.
|
Original
|
ARA2000S12
ARA2000S12
616PT
TTN 46 16
|
PDF
|
QPSK-16/QAM-Modulator
Abstract: adc20013 QPSK-16/QAM-Modulator block diagram ACU50751 schematic vga to rj45 with balun vga connector 15 pines philips catv 860 amplifier ic ACD0900S3C ISV245 K/ACU50751
Text: 1 Cable & Broadcast Products 1-1 1 Cable & Broadcast Products Cable & Broadcast Selection Guide . 1 - 2 ACA0861 - A, B, C, D . 1 - 3
|
Original
|
ACA0861
ACA1205S7C
ACA2401S7
ACA2402S7
ACA2403S7
ARA2000S12
QPSK-16/QAM-Modulator
adc20013
QPSK-16/QAM-Modulator block diagram
ACU50751
schematic vga to rj45 with balun
vga connector 15 pines
philips catv 860 amplifier ic
ACD0900S3C
ISV245
K/ACU50751
|
PDF
|
qml-38535
Abstract: smd code g18 5962-9314301MXC
Text: REVISIONS LTR DESCRIPTION DATE YR-MO-DA APPROVED A Changes in accordance with NOR 5962-R366-97 97-06-25 Monica L. Poelking B Changes in accordance with NOR 5962-R112-98 98-05-22 Monica L. Poelking C Update boilerplate to MIL-PRF-38535 requirements. - CFS
|
Original
|
5962-R366-97
5962-R112-98
MIL-PRF-38535
TS68040MFTBC33A
TS68040MF1B/C33A
TS68040MFB/C33A
F8385
BP123
qml-38535
smd code g18
5962-9314301MXC
|
PDF
|
PKZ204G
Abstract: 200B 5703022
Text: MI CR OC ON TR OL LE RS BULLETIN BOARD SYSTEM AP S PL TA I N CA D TI AR O D N PR SP O EC D IF U IC C TS MEMORY PRODUCTS USER’S GUIDE The Embedded Control Solutions Company Microcontrollers • Non-Volatile Memories • ASSPs MICROCHIP BBS SUPPORT Table of Contents
|
Original
|
DS51003C
PKZ204G
200B
5703022
|
PDF
|
DIS44
Abstract: No abstract text available
Text: TARGET KM416RD4C/KM418RD4C Direct RDRAM 64172Mbit RDRAM 4M X 16/18bit Direct RAMBUS DRAM R evision 0.7 S eptem ber 1998 Page 1 ELECTRONSCS Revision 0.7 Septem ber 1998 TARGET KM416RD4C/KM418RD4C Direct RDRAM Revision History Version 0.1 Feb. 1998 - Target
|
OCR Scan
|
KM416RD4C/KM418RD4C
64172Mbit
16/18bit
TEST75,
TEST79
Page63
DIS44
|
PDF
|
QML-38535
Abstract: smd marking A26 SCO16-1 N196 qml38535 D966
Text: REVISIONS LTR DESCRIPTIO N DATE YR-M O-DA APPROVED R EV SHEET R EV 16 17 R EV STATUS O F SHEETS PMIC N/A 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 1 2 3 4 5 6 7 8 9 10 11 12 REV SHEET PREPARED BY Thom as M. Hess STANDARD MICROCIRCUIT DRAWING TH IS DRAW ING IS AV AILAB LE
|
OCR Scan
|
32BIT
QML-38535.
QML-38535
MIL-HDBK-103.
MIL-HDBK-103
TDG47DÃ
smd marking A26
SCO16-1
N196
qml38535
D966
|
PDF
|
DP45-BU
Abstract: No abstract text available
Text: METRIC nn [INCHES] DESIGN UNITS! “ M HSF ^ 1 i fir s t REVISION p in r pen rrim i DESCRPTIDN DATE BY. ECN ND. NOTES: 1. Rating: UL 600V 45A IEC 500V 41A 2. Insulation Withstand Voltage: AC 2000V for 1 minute 3. Insulation Resistance: 1 u i& B B -e in I
|
OCR Scan
|
500MD,
DC1000V
DP45-GY
DP45-BU
DP45-LK
DP45-GY/DP45-BU/I]
P45-L
OE/1201
OJ/1208
ON/1204
DP45-BU
|
PDF
|
84 pin PGA socket
Abstract: No abstract text available
Text: From: DocuFACTSUn] Ph* 949-253-7438 16038801932 Pomona 8-20-99 ll:59ara p. 4 of 6 Model 5998A 240 Lead QFP Test Clip with PGA, .50 mm Lead Pitch These new test clips provide the user with an easy means to connect instrumentation to the SMT leads of 240 pin plastic, metal and ceramic quad
|
OCR Scan
|
59ara
D5S98A/C
PomonadCCESS90428
84 pin PGA socket
|
PDF
|
Untitled
Abstract: No abstract text available
Text: Termination side 88x| 2.50 | =220 0 ,2 '*•' H O l m Center line m I i f li 1— + ~ 4 if ^ rs| i f 4 i i i 4 - - .4 0.6 TO 41' [" 'T 4 4-4 4-4 - 2,35 _*0.05 2,35 .*0.05 r^ 3 - B (224,88max.) Section C-C Front view A n 1 0.2 Detail "Y Position F IR S T ANGLE PROJECTION
|
OCR Scan
|
88max.
PS-851
SDA-8510G-0*
SDA-85106-
|
PDF
|
Untitled
Abstract: No abstract text available
Text: SN74LVC16244A 16-BIT BUFFER/DRIVER WITH 3-STATE OUTPUTS 3CES081A - DECEMBER 1 9 95 - REVISED JANUARY 1998 DQQ OR DL PACKAOE TOP VIEW Member of the Texas Instruments Wldebus Family EP/C™ (Enhanced-Performance Implanted CMOS) Submicron Process Typical V q l p (Output Ground Bounce)
|
OCR Scan
|
SN74LVC16244A
16-BIT
3CES081A
MIL-STD-883C,
JESD-17
300-mll
|
PDF
|
Untitled
Abstract: No abstract text available
Text: K A K nt 7tirt^?r u m » 1024-0001 NOTES 1. MATING : ! Mating end dimensions per Mil-C-39012/N Series and TM Series per MD-109 & MD-101. 2. MATERIAL: . . 530 " * Body, Coupling Nut & Insert:-Brass per QQ-B-626, Contacts :- Lock Ring:- Dielectric :.
|
OCR Scan
|
Mil-C-39012/N
MD-109
MD-101.
QQ-B-626,
QQ-C-530,
ASTM-B159,
Mil-P-19468
L-P-403,
LP-516,
ZZ-R-765,
|
PDF
|
SN76600P
Abstract: SN76600 76600P sn 76600p SN 46 LS 46 TIA AGC application note 50DB agc amplifier radio
Text: CONSUMER SN7 6 6 0 0 P INTEGRATED CIRCUITS PRELIMINARY SN76600P MONOLITHIC TV VIDEO IF AMPLIFIER FEATURES: 45MHz Ce n t e r Fr e q u e n c y / f o 6MHz BANDWIDTH/ BW > 50d B Po w e r G a i n > 60d B AGC R a n g e Low R e v e r s e -T r a n s f e r A d m i t t a n c e
|
OCR Scan
|
76600P
SN76600P
45MHz
75MHz
SN76600P/
45-MHz
SN76600
76600P
sn 76600p
SN 46 LS 46
TIA AGC application note
50DB
agc amplifier radio
|
PDF
|
MB87045
Abstract: No abstract text available
Text: - 354 - MB8 7 0 4 5 M m 9 1 "7 i — V b'6f<T)=i > r t °z S •/ h • M R 8 7 0 4 5 ÍÍ, ïJ ^ f f iD R A M * ± iS >hp- 7 t ^ J • 2 5 6 K fcT •>• h D R A M M B81464) Ic!.'tífí.~¡7_ -ò i — 'I ' K• >^ USSlíítífclóWt-fífflDRAM^ > hD—
|
OCR Scan
|
MB87045
MR87045!
MBS1464
80P-QFP
40--h
MB87045
|
PDF
|
Untitled
Abstract: No abstract text available
Text: SEP 0 3 1991 Order this document by MC68LC040/D MOTOROLA SEMICONDUCTOR TECHNICAL DATA MC68LC040 Preliminary Technical Summary Third-Generation 32-Bit M icroprocessor The MC68LC040 is Motorola’s interger only version of the MC68040 third-generation, M68000-compatible,
|
OCR Scan
|
MC68LC040/D
MC68LC040
32-Bit
MC68LC040
MC68040
M68000-compatible,
MC68040-compatible
|
PDF
|
|
|
Untitled
Abstract: No abstract text available
Text: ^EDI Electronic Designs tr>c. ' , transparent latches, dual polarity single enable, master write control, master output enable, four individual byte selects x8 orx9, andaparitydeselectcontrolforx32bitoperation. This feature provides flexible control over the device array during
|
OCR Scan
|
daparitydeselectcontrolforx32bitoperation
A0-A14
32Kx18
DQ16-DQ31
EDI82136C
EDI82136C20JB
EDI82136C25JB
EDI82136C30JB
EDI82136C35JB
|
PDF
|
WT6C
Abstract: No abstract text available
Text: HKRON TECHNOLOGY INC 5SE D b l l l S H I 0D03332 b'iS • MRN ' T T4 k -2 3 -0 5 MT5C1601 16K X 1 SRAM v u c z n o N SRAM 16K X 1 SRAM PIN ASSIGNMENT (Top View • High speed: 8*, 10,12,15,20 and 25ns • High-performance, low-power, CMOS double-metal process
|
OCR Scan
|
0D03332
MT5C1601
20-Pin
MARK0003330
WT6C
|
PDF
|
MC68EC040 pinout
Abstract: MC68040DH
Text: O rd e r th is do cu m en t by M C 6 8 E C 0 4 0 /D MOTOROLA SEMICONDUCTOR TECHNICAL DATA MC68EC040 ► Preliminary Technical Summary Third-Generation 32-Bit Embedded Controller The MC68EC040 is Motorola's third generation of M68000-compatible, high-performance, 32-bit embedded
|
OCR Scan
|
MC68EC040
32-Bit
MC68EC040
M68000-compatible,
MC68040-compatible
C68EC040/D
1ATX30112-3
MC68EC040 pinout
MC68040DH
|
PDF
|
296Bytes
Abstract: No abstract text available
Text: MOTOROLA Order this document by MC68LC040/D SEMICONDUCTOR TECHNICAL DATA M C6 8 LC040 Preliminary Technical Summary Third-Generation 32-Bit Microprocessor The MC68LC040 is Motorola’s interger only version of the MC68040 third-generation, M68000-compatible,
|
OCR Scan
|
MC68LC040/D
LC040
32-Bit
MC68LC040
MC68040
M68000-compatible,
MC68040-compatible
296Bytes
|
PDF
|
92c50
Abstract: No abstract text available
Text: S V M B I OS SYM92C500 Switched Ethernet Port Controller with MENDEC, AUI, and 10BASE-T Transceiver FEATURES SWITCH FEATURES • Hardware-based LAN frame switching does not require processor intervention ■ 20 MHz switched bus supports up to 640 Mbps throughput
|
OCR Scan
|
SYM92C500
10BASE-T
RFC1229)
RFC1398)
92C500
92c50
|
PDF
|
Untitled
Abstract: No abstract text available
Text: FAST i SN54LVTH16240, SN74LVTH16240 3.3-V ABT 16-BIT BUFFERS/DRIVERS WITH 3-STATE OUTPUTS SCBS664A - MARCH 1 9 9 7 - REVISED SEPTEMBER 1997 Members of the Texas Instruments Widebug Family State-of-the-Art Advanced BiCMOS Technology ABT Design for 3.3-V
|
OCR Scan
|
SN54LVTH16240,
SN74LVTH16240
16-BIT
SCBS664A
|
PDF
|
smp86
Abstract: SMP81 SBR805 SBR81 SBR82 SBR84 SP8605 SPB61 l300l SPB62
Text: SINO-AflERICAN SILICON 24E • fl2fll74ti □□□OQSS 4 ■ B R I D G E R E C T IF IE R S T~-Z3>-o7 OPERATING TEMPERATURE RANGE: -5 5 ° C to +125°C STORAGE TEMPERATURE RANGE: -5 5 ° C to +150°C TYPE Maximum Peak Reverse Voltage Maximum Average Rectified Current
|
OCR Scan
|
SP8605
SPB61
SPB62
SPB64
SPB66
SPB68
SPB610
DO-41
350x350x345
DO-15
smp86
SMP81
SBR805
SBR81
SBR82
SBR84
l300l
|
PDF
|
ci 4019
Abstract: No abstract text available
Text: PF669-02 SEDI 640 D o t M a t r ix H ig h D u t y L C D D r iv e r • 80-bit Output • 1/300 Duty Max. • 2.7 to 5.5Vdc Logic Power Supply •DESCRIPTION The SED 1640 is the 80-segment column output driver that is appropriate to driving of a large-capacity, dot-matrix
|
OCR Scan
|
PF669-02
80-bit
80-segment
SED1631
H-246
ci 4019
|
PDF
|
SBR3510
Abstract: SBR2510 SBR1005G SBR101 SBR1010 SBR102 SBR104 SBR106 SBR108 SBR1505G
Text: SINO—AMERICAN SILICON 54E Jt> • fl5fll74b DDOQDMS 5 ■ G L A SS PA SSIV A T E D BR ID G E RECTIFIERS "T -2 3 -0 7 OPERATING TEMPERATURE RANGE: - 5 5 ° C t o + 125 °C STORAGE TEMPERATURE RANGE: - 5 5 ° C to + 150°C _ TYPE Maximum Peak Reverso
|
OCR Scan
|
fi2B17ML
SBR1005G
SBR101
SBR102
SBR104
SBR106
DO-41
350x350x345
DO-15
SBR3510
SBR2510
SBR1010
SBR108
SBR1505G
|
PDF
|
SMP605G
Abstract: SRS405LG SRS410LG l300l SMP8 SMP610
Text: / • S2ai74L 0DÜ0DM4 3 ä^tE SINO-AMERICAN SILICON . G L A SS PA SSIV A T E D B R ID G E RECTIFIERS " T - Z 3 - 0 7 OPERATING AND STORAGE TEMPERATURE - 5 5 ° C t o +150 °C TYPE Maximum Peak Reverse Voltage Maximum Average ~ Rectified Current • @ Half-Wave
|
OCR Scan
|
Q00GD44
T-23-Ã
SRS405LG
SRS41
SRS42
SRS44
DO-41
350x350x345
DO-15
SMP605G
SRS410LG
l300l
SMP8
SMP610
|
PDF
|