Please enter a valid full or partial manufacturer part number with a minimum of 3 letters or numbers

    XC5VSX50TFF1136 Search Results

    XC5VSX50TFF1136 Datasheets Context Search

    Catalog Datasheet MFG & Type Document Tags PDF

    ug196

    Abstract: johnson tiles GTX tile oversampling recovered clock XC5VLX30T-FF323 aurora GTX ROSENBERGER XC5VSX50TFF665 2F-15 UCF virtex-4 BLM15HB221SN1
    Text: Virtex-5 FPGA RocketIO GTP Transceiver User Guide UG196 v2.0 June 10, 2009 Xilinx is disclosing this user guide, manual, release note, and/or specification (the "Documentation") to you solely for use in the development of designs to operate with Xilinx hardware devices. You may not reproduce, distribute, republish, download, display, post, or transmit the


    Original
    UG196 ug196 johnson tiles GTX tile oversampling recovered clock XC5VLX30T-FF323 aurora GTX ROSENBERGER XC5VSX50TFF665 2F-15 UCF virtex-4 BLM15HB221SN1 PDF

    XC6SLX9-TQG144-2C

    Abstract: XC6SLX45-CSG324 XC6SLX16-CSG225 XC6SLX16-FTG256 XC6SLX16-CSG324 XC6SLX4-TQG144-2C XC6SLX45-CSG484 XC6SLX9-CSG225 XC3S1400A-FG676-4C/I XC6SLX45-FGG484
    Text: 32-Bit Initiator/Target v3 & v4 for PCI DS206 December 2, 2009 Product Specification v3.167 & v4.11 Features • Fully compliant 32-bit, 66/33 MHz Initiator/Target core for PCI • Customizable, programmable, single-chip solution • Pre-defined implementation for predictable timing


    Original
    32-Bit DS206 32-bit, XC6SLX9-TQG144-2C XC6SLX45-CSG324 XC6SLX16-CSG225 XC6SLX16-FTG256 XC6SLX16-CSG324 XC6SLX4-TQG144-2C XC6SLX45-CSG484 XC6SLX9-CSG225 XC3S1400A-FG676-4C/I XC6SLX45-FGG484 PDF

    XC6SLX45-CSG324

    Abstract: XC6SLX16-CSG324 XC6SLX45-CSG484 XC3SD3400AFG676 XC6SLX9-FTG256 XC6SLX45t-fgg484 XC6SLX16-CSG324-2C XC6SLX16-FTG256 XC6SLX45-FGG484 xc3s1400afg676
    Text: 64-Bit Initiator/Target v3 & v4 for PCI DS205 December 2, 2009 Product Specification v3.167 & v4.10 Features Core Facts • Fully compliant 64-bit, 66/33 MHz LogiCORE IP Initiator/Target core for PCI Resource Utilization 1 v4 Core v3 Core • Customizable, programmable, single-chip solution


    Original
    64-Bit DS205 64-bit, XC6SLX45-CSG324 XC6SLX16-CSG324 XC6SLX45-CSG484 XC3SD3400AFG676 XC6SLX9-FTG256 XC6SLX45t-fgg484 XC6SLX16-CSG324-2C XC6SLX16-FTG256 XC6SLX45-FGG484 xc3s1400afg676 PDF

    XC4VLX25-FF668-10C

    Abstract: XC5VLX50TFF1136 XC5VLX110T-ff1136 XC5VLX50T-FF1136 XC5VSX95TFF1136 XC5VLX110TFF1136 XC5VLX110-FF1153 XC5VFX70TFF1136 XC4VLX25-FF668 XC5VFX70T-FF1136-1C
    Text: Initiator/Target v5 & v6 for PCI-X DS208 April 24, 2009 Product Specification v5.166 & v6.8 Features Core Facts v6 PCI64/33 Mode Only • Fully verified design tested with Xilinx proprietary test bench and hardware LUTs 1748 1469 2310 1868 Slice Flip Flops


    Original
    DS208 PCI64/33 XC4VLX25-FF668-10C XC5VLX50TFF1136 XC5VLX110T-ff1136 XC5VLX50T-FF1136 XC5VSX95TFF1136 XC5VLX110TFF1136 XC5VLX110-FF1153 XC5VFX70TFF1136 XC4VLX25-FF668 XC5VFX70T-FF1136-1C PDF

    XC7K325TFFG900

    Abstract: XC6SLX45-CSG324 XC3SD3400AFG676 XC7K325T-ffg900 spartan ucf file 6 XC6SLX16-FTG256 XC6SLX25-CSG324-2C XC6SLX16-CSG324 XC6SLX45-FGG484 XC7K355T-FFG901
    Text: LogiCORE IP 32-Bit Initiator/Target v3 & v4 for PCI DS206 October 19, 2011 Product Specification v3.167 & v4.15 Features LogiCORE IP Facts Table • Fully compatible 32-bit, 66/33 MHz Initiator/Target core for PCI • Customizable, programmable, single-chip solution


    Original
    32-Bit DS206 32-bit, XC7K325TFFG900 XC6SLX45-CSG324 XC3SD3400AFG676 XC7K325T-ffg900 spartan ucf file 6 XC6SLX16-FTG256 XC6SLX25-CSG324-2C XC6SLX16-CSG324 XC6SLX45-FGG484 XC7K355T-FFG901 PDF

    UG196

    Abstract: MP21608S221A xc5vlx30t-ff323 XC5VLX155T-FF1738 XC5VSX50TFF665 direct sequence spread spectrum virtex-5 FERRITE-220 FF1136 XC5VLX30T-FF665 XC5VLX110T-FF1738
    Text: Virtex-5 FPGA RocketIO GTP Transceiver User Guide UG196 v2.1 December 3, 2009 Xilinx is disclosing this user guide, manual, release note, and/or specification (the "Documentation") to you solely for use in the development of designs to operate with Xilinx hardware devices. You may not reproduce, distribute, republish, download, display, post, or transmit the


    Original
    UG196 time16 UG196 MP21608S221A xc5vlx30t-ff323 XC5VLX155T-FF1738 XC5VSX50TFF665 direct sequence spread spectrum virtex-5 FERRITE-220 FF1136 XC5VLX30T-FF665 XC5VLX110T-FF1738 PDF

    XC7Z020CLG400

    Abstract: XC7Z020CLG484 XC7K160Tffg676 XC7Z045FFG900 XC7A200T-FBG484 XC7Z010-CLG400
    Text: LogiCORE IP 64-Bit Initiator/Target v3 & v4 for PCI DS205 October 16, 2012 Product Specification v3.167 & v4.18 Features LogiCORE IP Facts • Fully compatible 64-bit, 66/33 MHz LogiCORE IP Initiator/Target core for PCI™ • Customizable, programmable, single-chip solution


    Original
    64-Bit DS205 64-bit, XC7Z020CLG400 XC7Z020CLG484 XC7K160Tffg676 XC7Z045FFG900 XC7A200T-FBG484 XC7Z010-CLG400 PDF

    xc7a100tcsg324

    Abstract: XC7A200T-FBG484 XC6SLX16CSG324 Xilinx ISE Design Suite 14.2 XC6SLX45-FGG484 XC6SLX100-FGG676 XC6SLX16-CSG324 XC6SLX45-CSG324 XC6SLX9CSG324 XC6SLX45-CSG484
    Text: LogiCORE IP 64-Bit Initiator/Target v3 & v4 for PCI DS205 July 25, 2012 Product Specification v3.167 & v4.17 Features LogiCORE IP Facts • Fully compatible 64-bit, 66/33 MHz LogiCORE IP Initiator/Target core for PCI™ • Customizable, programmable, single-chip solution


    Original
    64-Bit DS205 64-bit, xc7a100tcsg324 XC7A200T-FBG484 XC6SLX16CSG324 Xilinx ISE Design Suite 14.2 XC6SLX45-FGG484 XC6SLX100-FGG676 XC6SLX16-CSG324 XC6SLX45-CSG324 XC6SLX9CSG324 XC6SLX45-CSG484 PDF

    camera-link to hd-SDI converter

    Abstract: Virtex-4QV DS-KIT-FX12MM1-G AES-S6DEV-LX150T-G VHDL code for ADC and DAC SPI with FPGA spartan 3 ADQ0007 XC6SL AES-XLX-V4FX-PCIE100-G SPARTAN-3 XC3S400 based MXS3FK ADS-XLX-SP3-EVL400
    Text: Product Selection Guides Table of Contents February 2010 Virtex Series . 2 Spartan Series . 6


    Original
    PDF

    XC5VLX50FFG676

    Abstract: XC5VLX50TFF1136 XC4VFX12-FF668 HW-V5-ML507-UNI-G XC5VFX100TFF1136 VIRTEX-5 DDR PHY ML510 Virtex-5 LX50 VIRTEX-5 ff1136
    Text: ML501 ML505 ML506 Purpose: General purpose FPGA development board. Board Part Number: HW-V5-ML501-UNI-G Device Supported: XC5VLX50FFG676 Price: $995 Purpose: General purpose FPGA and RocketIO GTP Development Platform. Board Part Number: HW-V5-ML505-UNI-G Device Supported: XC5VLX50TFF1136


    Original
    ML501 ML505 ML506 HW-V5-ML501-UNI-G XC5VLX50FFG676 HW-V5-ML505-UNI-G XC5VLX50TFF1136 HW-V5-ML506-UNI-G XC5VSX50TFF1136 ML501 XC5VLX50FFG676 XC5VLX50TFF1136 XC4VFX12-FF668 HW-V5-ML507-UNI-G XC5VFX100TFF1136 VIRTEX-5 DDR PHY ML510 Virtex-5 LX50 VIRTEX-5 ff1136 PDF

    XC3S250E TQ144 STARTER KIT BOARD

    Abstract: AES-S6DEV-LX150T-G connector FMC LPC samtec DS-KIT-FX12MM1-G ADS-XLX-SP3-EVL1500 xcf128x SPARTAN-3 XC3S400 SPARTAN-3 XC3S400 pq208 architecture SPARTAN-3 XC3S400 based MXS3FK XQ4VSX55
    Text: Product Selection Guides Table of Contents January 2010 Virtex Series . 2 Spartan Series . 6


    Original
    PDF

    XC7K160Tffg676

    Abstract: XC7K160T-FBG676 XC7K325TFFG900 XC7K325T-FFG676 XC6SLX45-FGG484 XC6SLX16CSG324 XC6SLX45-CSG484 XC7K410TFFG900 XC7V585T-FFG1761 XC6SLX45-CSG324
    Text: LogiCORE IP 64-Bit Initiator/Target v3 & v4 for PCI DS205 October 19, 2011 Product Specification v3.167 & v4.15 Features LogiCORE IP Facts • Fully compliant 64-bit, 66/33 MHz LogiCORE IP Initiator/Target core for PCI™ • Customizable, programmable, single-chip solution


    Original
    64-Bit DS205 64-bit, XC7K160Tffg676 XC7K160T-FBG676 XC7K325TFFG900 XC7K325T-FFG676 XC6SLX45-FGG484 XC6SLX16CSG324 XC6SLX45-CSG484 XC7K410TFFG900 XC7V585T-FFG1761 XC6SLX45-CSG324 PDF

    xc7a100tcsg324

    Abstract: XC7K160Tffg676 XC7K325TFFG676 XC7A200T-FBG484 XC7K325T-FFG676 xc6slx25tcsg324 XC6SLX4-TQG144-2C XC7K480TFFG901 XC7K325T-FBG900-1C/I XC7Z020CLG400
    Text: LogiCORE IP 32-Bit Initiator/Target v3 & v4 for PCI DS206 October 16, 2012 Product Specification v3.167 & v4.18 Features LogiCORE IP Facts Table • Fully compatible 32-bit, 66/33 MHz Initiator/Target core for PCI • Customizable, programmable, single-chip solution


    Original
    32-Bit DS206 32-bit, xc7a100tcsg324 XC7K160Tffg676 XC7K325TFFG676 XC7A200T-FBG484 XC7K325T-FFG676 xc6slx25tcsg324 XC6SLX4-TQG144-2C XC7K480TFFG901 XC7K325T-FBG900-1C/I XC7Z020CLG400 PDF

    XC6SLX9-TQG144-2C

    Abstract: XC6SLX45-CSG324 XC6SLX45-CSG484 XC6SLX9-FTG256 XC6SLX45CSG324 XC6SLX16-CSG324 XC6SLX100-FGG676 XC6SLX45-FGG484 XC6SLX9CSG324 XC6SLX9-CSG225
    Text: LogiCORE IP 32-Bit Initiator/Target v3 & v4 for PCI DS206 September 10, 2010 Product Specification v3.167 & v4.13 Features LogiCORE IP Facts • Fully compliant 32-bit, 66/33 MHz Initiator/Target core for PCI • Customizable, programmable, single-chip solution


    Original
    32-Bit DS206 32-bit, 32-Bit XC6SLX9-TQG144-2C XC6SLX45-CSG324 XC6SLX45-CSG484 XC6SLX9-FTG256 XC6SLX45CSG324 XC6SLX16-CSG324 XC6SLX100-FGG676 XC6SLX45-FGG484 XC6SLX9CSG324 XC6SLX9-CSG225 PDF

    xc7a100tcsg324

    Abstract: Spartan-6 XC6SLX45-CSG324 XC3SD1800A-FG676 SPARTAN DSP XC7A200T-FBG484 XC6SLX9CSG225 XC6SLX4-TQG144-2C XC6SLX9-CSG225 Xilinx ISE Design Suite 14.2 XC7A50T XC6SLX16-CSG225
    Text: LogiCORE IP 32-Bit Initiator/Target v3 & v4 for PCI DS206 July 25, 2012 Product Specification v3.167 & v4.17 Features LogiCORE IP Facts Table • Fully compatible 32-bit, 66/33 MHz Initiator/Target core for PCI • Customizable, programmable, single-chip solution


    Original
    32-Bit DS206 32-bit, xc7a100tcsg324 Spartan-6 XC6SLX45-CSG324 XC3SD1800A-FG676 SPARTAN DSP XC7A200T-FBG484 XC6SLX9CSG225 XC6SLX4-TQG144-2C XC6SLX9-CSG225 Xilinx ISE Design Suite 14.2 XC7A50T XC6SLX16-CSG225 PDF

    16 Character x 2 Line LCD

    Abstract: XC5VLX50T-FF665 HW-V5-ML507-UNI-G XC5VLX50FFG676 HW-AFX-FF1136FXT-500-G FF1136 HW-V5-ML510-G ML506 JTAG ML403 XC4VFX60 VIRTEX4 DEVELOPMENT BOARD
    Text: Virtex-5 FPGA ML501 Virtex-5 FPGA ML505 Virtex-5 FPGA ML506 Purpose: General purpose FPGA development board Board Part Number: HW-V5-ML501-UNI-G Device Supported: XC5VLX50FFG676 Price: $995 Purpose: General purpose FPGA and RocketIO GTP Development Platform.


    Original
    ML501 ML505 ML506 HW-V5-ML501-UNI-G XC5VLX50FFG676 HW-V5-ML505-UNI-G XC5VLX50TFF1136 HW-V5-ML506-UNI-G XC5VSX50TFF1136 ML505 16 Character x 2 Line LCD XC5VLX50T-FF665 HW-V5-ML507-UNI-G XC5VLX50FFG676 HW-AFX-FF1136FXT-500-G FF1136 HW-V5-ML510-G ML506 JTAG ML403 XC4VFX60 VIRTEX4 DEVELOPMENT BOARD PDF

    XC5VLX110T-ff1136

    Abstract: xc4vlx25ff668 xc5vfx70t-ff1136-1 XC5VLX110-FF1153 XC5VLX50T-FF1136 XC4VLX25-FF668 EF-DI-PCI-AL-SITE XC5VFX70TFF1136 XC5VLX110FF1153
    Text: LogiCORE IP Initiator/Target v5 and v6 for PCI-X DS208 April 19, 2010 Product Specification Introduction v5 PCI-X64/133 in PCI-X Mode v5 PCI64/33 Mode Only 1748 1109 94 94 2/1 1469 954 257 90 2/0 2310 1504 253 90 1/1 1868 1350 253 90 2/0 Resources Used 1


    Original
    DS208 XC5VLX110T-ff1136 xc4vlx25ff668 xc5vfx70t-ff1136-1 XC5VLX110-FF1153 XC5VLX50T-FF1136 XC4VLX25-FF668 EF-DI-PCI-AL-SITE XC5VFX70TFF1136 XC5VLX110FF1153 PDF