96LS02
Abstract: 96LS02DMQB 96LS02FMQB DM96LS02M DM96LS02N J16A M16A N16E
Text: 96LS02/DM96LS02 Dual Retriggerable Resettable Monostable Multivibrator n Broad timing resistor range—1.0 kΩ to 2.0 MΩ n Output Pulse Width is variable over a 2000:1 range by resistor control n Propagation delay of 35 ns n 0.3V hysteresis on trigger inputs
|
Original
|
96LS02/DM96LS02
96LS02
96omer
96LS02DMQB
96LS02FMQB
DM96LS02M
DM96LS02N
J16A
M16A
N16E
|
PDF
|
96L02
Abstract: DM96L02 DM96L02N MS-001 N16E 7 pin transistor for 24v 3 amp to 220 package 96L02/DM96L02
Text: Revised February 2000 DM96L02 Dual Retriggerable Resettable Monostable Multivibrator General Description Features The DM96L02 is a dual TTL monostable multivibrator with trigger mode selection, reset capability, rapid recovery, internally compensated reference levels and high speed
|
Original
|
DM96L02
DM96L02
96L02
DM96L02N
MS-001
N16E
7 pin transistor for 24v 3 amp to 220 package
96L02/DM96L02
|
PDF
|
Untitled
Abstract: No abstract text available
Text: MC74AC109, MC74ACT109 Dual JK Positive Edge-Triggered Flip-Flop The MC74AC109/74ACT109 consists of two high−speed completely independent transition clocked JK flip−flops. The clocking operation is independent of rise and fall times of the clock waveform.
|
Original
|
MC74AC109,
MC74ACT109
MC74AC109/74ACT109
MC74AC74/74ACT74
DIP-16
ACT109
MC74ACT109
74ACT
|
PDF
|
74AC
Abstract: ACT112 MC74AC112 MC74ACT112
Text: MC74AC112 MC74ACT112 Dual JK Negative EdgeĆTriggered FlipĆFlop DUAL JK NEGATIVE EDGE-TRIGGERED FLIP-FLOP The MC74AC112/74ACT112 consists of two high-speed completely independent transition clocked JK flip-flops. The clocking operation is independent of rise and fall
|
Original
|
MC74AC112
MC74ACT112
MC74AC112/74ACT112
MC74AC74/74ACT74
ACT112
MC74AC112/D*
MC74AC112/D
74AC
MC74AC112
MC74ACT112
|
PDF
|
96L02
Abstract: 96L02DMQB 96L02FMQB DM96L02N J16A N16E W16A
Text: 96L02/DM96L02 Dual Retriggerable Resettable Monostable Multivibrator General Description Features The 96L02 is a dual TTL monostable multivibrator with trigger mode selection, reset capability, rapid recovery, internally compensated reference levels and high speed capability. Output pulse duration and accuracy depend on external
|
Original
|
96L02/DM96L02
96L02
96L02DMQB
96L02FMQB
DM96L02N
J16A
N16E
W16A
|
PDF
|
Untitled
Abstract: No abstract text available
Text: MC74AC109, MC74ACT109 Dual JK Positive Edge-Triggered Flip-Flop The MC74AC109/74ACT109 consists of two high–speed completely independent transition clocked JK flip–flops. The clocking operation is independent of rise and fall times of the clock waveform.
|
Original
|
MC74AC109,
MC74ACT109
MC74AC109/74ACT109
MC74AC74/74ACT74
ACT109
MC74ACT109
74ACT
MC74AC109N
|
PDF
|
Untitled
Abstract: No abstract text available
Text: HD74AC112/HD74ACT112 Dual JK Negative Edge-Triggered Flip-Flop REJ03D0244–0200Z Previous ADE-205-364 (Z Rev.2.00 Jul.16.2004 Description The HD74AC112/HD74ACT112 features individual J, K, Clock and asynchronous Set and Clear inputs to each flipflop. When the clock goes High, the inputs are enabled and data will be accepted. The logic level of the J and K inputs
|
Original
|
HD74AC112/HD74ACT112
REJ03D0244â
0200Z
ADE-205-364
HD74AC112/HD74ACT112
HD74ACT112
HD74AC112
|
PDF
|
HD74AC112
Abstract: HD74ACT112
Text: HD74AC112/HD74ACT112 Dual JK Negative Edge-Triggered Flip-Flop REJ03D0244–0200Z Previous ADE-205-364 (Z Rev.2.00 Jul.16.2004 Description The HD74AC112/HD74ACT112 features individual J, K, Clock and asynchronous Set and Clear inputs to each flipflop. When the clock goes High, the inputs are enabled and data will be accepted. The logic level of the J and K inputs
|
Original
|
HD74AC112/HD74ACT112
REJ03D0244
0200Z
ADE-205-364
HD74AC112/HD74ACT112
HD74ACT112
HD74AC112
HD74AC112
|
PDF
|
74AC
Abstract: MC74AC109 MC74ACT109
Text: MC74AC109 MC74ACT109 Dual JK Positive EdgeĆTriggered FlipĆFlop DUAL JK POSITIVE EDGE-TRIGGERED FLIP-FLOP The MC74AC109/74ACT109 consists of two high-speed completely independent transition clocked JK flip-flops. The clocking operation is independent of rise and fall
|
Original
|
MC74AC109
MC74ACT109
MC74AC109/74ACT109
MC74AC74/74ACT74
ACT109
MC74AC109/D*
MC74AC109/D
74AC
MC74AC109
MC74ACT109
|
PDF
|
96L02
Abstract: 96L02DMQB 96L02FMQB C1995 DM96L02 DM96L02N J16A N16E W16A 96L02/DM96L02
Text: 96L02 DM96L02 Dual Retriggerable Resettable Monostable Multivibrator General Description Features The 96L02 is a dual TTL monostable multivibrator with trigger mode selection reset capability rapid recovery internally compensated reference levels and high speed capability Output pulse duration and accuracy depend on external
|
Original
|
96L02
DM96L02
96L02DMQB
96L02FMQB
C1995
DM96L02
DM96L02N
J16A
N16E
W16A
96L02/DM96L02
|
PDF
|
CB12000
Abstract: cd 4847 bt8c dc to ac inverter schematic CB22000 ld3p FD11S FD3S BUT12 BUT18
Text: CB22000 SERIES HCMOS STANDARD CELL GENERAL DESCRIPTION FEATURES 0.7 micron, double layer metal HCMOS4T process featuring self-aligned twin tub N and P wells, low resistance polysilicide gates and thin metal oxide. 2 - input NAND ND2P delay of 0.30 ns (typ)
|
Original
|
CB22000
CB12000
cd 4847
bt8c
dc to ac inverter schematic
ld3p
FD11S
FD3S
BUT12
BUT18
|
PDF
|
ZN409 equivalent
Abstract: 3 phase AC servo drive schematic ZN409 ztx500 equivalent ac servo motor position control ZTX500 2N3053 transistor ac motor servo control circuit diagram servo motor DC schematic diagram BC461 equivalent
Text: Issued November 1984 004-204 Data Pack J Servo control IC RS ZN409 Data Sheet RS stock number 304-813 The RS ZN409 is a precision monolithic integrated circuit designed particularly for pulse-width position servo mechanisms used in many types of control applications. The low number of components required with the device, together with its
|
Original
|
ZN409
ZN409
ZN409 equivalent
3 phase AC servo drive schematic
ztx500 equivalent
ac servo motor position control
ZTX500
2N3053 transistor
ac motor servo control circuit diagram
servo motor DC schematic diagram
BC461 equivalent
|
PDF
|
3 phase AC servo drive schematic
Abstract: resistor 0.47 ZN409 equivalent 6 volts servo motor 6v motor AC Motor Servo Schematic servo motor DC schematic diagram ztx500 equivalent 6 pin potentiometer ZN409
Text: J4204 Issued November1984 ServocontrolicRSZN409 Stocknumber 304-813 Features The RS ZN409 is a precision monolithic integrated circuit designed particularly for pulse-width position servo mechanisms used in many types of control applications. The low number of components requried with the device, together with its
|
Original
|
November1984
J4204
ZN409
ZN409
100mA)
2N3053
3 phase AC servo drive schematic
resistor 0.47
ZN409 equivalent
6 volts servo motor
6v motor
AC Motor Servo Schematic
servo motor DC schematic diagram
ztx500 equivalent
6 pin potentiometer
|
PDF
|
Untitled
Abstract: No abstract text available
Text: 74LVC14A HEX INVERTERS WITH SCHMITT TRIGGER INPUTS Description Pin Assignments The 74LVC14A provides six independent schmitt trigger inverter buffers. The device is designed for operation with a power supply range of 1.65V to 5.5V. The inputs are tolerant
|
Original
|
74LVC14A
74LVC14A
S0-14
SO-14
DS35262
|
PDF
|
|
|
74LVC2G14
Abstract: A115-A C101 DFN1010 marking 52 sot363
Text: 74LVC2G14 DUAL SCHMITT TRIGGER INVERTER Description Pin Assignments The 74LVC2G14 is a dual Schmitt trigger inverter gate with Top View standard push-pull outputs. The device is designed for operation with a power supply range of 1.65V to 5.5V. The 1A 1
|
Original
|
74LVC2G14
74LVC2G14
OT26/SOT363
DS35163
A115-A
C101
DFN1010
marking 52 sot363
|
PDF
|
Untitled
Abstract: No abstract text available
Text: 74LVC2G17 DUAL SCHMITT TRIGGER BUFFER Pin Assignments Description The 74LVC2G17 is a dual Schmitt trigger buffer gate with Top View standard push-pull outputs. The device is designed for (Top View) 1A 1 operation with a power supply range of 1.65V to 5.5V. The
|
Original
|
74LVC2G17
74LVC2G17
OT363
DS35164
|
PDF
|
Untitled
Abstract: No abstract text available
Text: 74LVC2G17 DUAL SCHMITT TRIGGER BUFFER Description Pin Assignments The 74LVC2G17 is a dual Schmitt trigger buffer gate with Top View standard push-pull outputs. The device is designed for (Top View) 1A 1 operation with a power supply range of 1.65V to 5.5V. The
|
Original
|
74LVC2G17
74LVC2G17
OT363
DS35164
|
PDF
|
code z5
Abstract: No abstract text available
Text: 74LVC2G14 DUAL SCHMITT TRIGGER INVERTER Description Pin Assignments The 74LVC2G14 is a dual Schmitt trigger inverter gate with Top View standard push-pull outputs. The device is designed for (Top View) 6 1Y 1A 1 operation with a power supply range of 1.65V to 5.5V. The
|
Original
|
74LVC2G14
74LVC2G14
OT363
DS35163
code z5
|
PDF
|
st 74hct132
Abstract: No abstract text available
Text: Technical Data File Number HARRIS CD54/74HC132 CD54/74HCT132 1649 SEMICOND SECTOR • 2?E- 4303271 J> G017572 3 B H A S T 5 i - Zl-CD High-Speed CMOS Logic Quad 2-input NAND Schmitt Trigger Type Features: • Unlimited input rise and fall times ■ Exceptionally high noise immunity
|
OCR Scan
|
CD54/74HC132
CD54/74HCT132
G017572
RCA-CD54/74HC132
CD54/74HCT132
CD54HC132
CD54HCT132
14-lead
CD74HC132
CD74HCT132
st 74hct132
|
PDF
|
Untitled
Abstract: No abstract text available
Text: N ationa l Semiconductor M IL IT A R Y DATA SHEET Original Creation Date: 10/05/95 Last Update Date: 01/17/96 Last Major Revision Date: 10/05/95 MNCD4 010 6BM-X REV OAL HEX SCHMITT TRIGGER Industry Part Number NS Part Numbers CD40106BM CD 4 010 6BMJ/8 83 CD40106BMW/883
|
OCR Scan
|
CD40106BM
CD40106BMW/883
|
PDF
|
CD4010
Abstract: CD40106BM 280NS
Text: & N a ti on al Semiconductor M IL IT A R Y DATA SHEET MNCD 4 010 6BM—X RE V OAL O r i g i n a l C r e a t i o n Date: Last U p d a t e Date: Last M a j o r R e v i s i o n Date: HEX SCHMITT TRIGGER Industry Part Number NS Part Numbers CD40106BM CD 4 010 6 B M J /8 8 3
|
OCR Scan
|
MNCD4010
CD40106BM
CD4010
280NS
|
PDF
|
CD4010
Abstract: CD40106BM 280NS
Text: & N a ti on al Semiconductor M IL IT A R Y DATA SHEET MNCD 4 010 6BM—X RE V OAL O r i g i n a l C r e a t i o n Date: Last U p d a t e Date: Last M a j o r R e v i s i o n Date: HEX SCHMITT TRIGGER Industry Part Number NS Part Numbers CD40106BM CD 4 010 6 B M J /8 8 3
|
OCR Scan
|
MNCD4010
CD40106BM
CD4010
280NS
|
PDF
|
Untitled
Abstract: No abstract text available
Text: M T C - 2 2 0 0 0 C M O S 0 .7 n Standard Cell Family Services CMOS Family Features • Technology: CMOS 0 .7 m icron, double or triple la y e r m etal digital or m ix e d a n a lo g /d ig ita l processes, featu rin g self aligned tw in tub N an d P w ells, polycide or polysilicon
|
OCR Scan
|
I08CR
08SCR
|
PDF
|
T74LS13
Abstract: No abstract text available
Text: as DUAL 4-INPUT SCHMITT TRIGGER DESCRIPTION The T54LS13/T74LS13 contains two 4-Input NAND Gates that accept standard TTL input signals and provide standard TTL output levels. They are ca pable of transforming slowly changing input signals into sharply defined, jitter-free output signals. Ad
|
OCR Scan
|
T54LS13/T74LS13
T74LS13
|
PDF
|
