38K30
Abstract: DELTA39K
Text: USE DELTA39K FOR Quantum38K™ ISR™ ALL NEW DESIGNS CPLD Family CPLDs Designed for Migration Features • High density — 30K to 100K usable gates — 512 to 1536 macrocells — 136 to 302 maximum I/O pins — Eight dedicated inputs including four clock pins and
|
Original
|
DELTA39KTM
Quantum38KTM
16-Kb
48-Kb
125-MHz
18-mm
Quantum38K30
Quantum38K50
Quantum38K
Delta39K
38K30
|
PDF
|
100K preset horizontal
Abstract: LB 124 d LB 124 transistor verilog code for implementation of eeprom 38K30 j510
Text: Quantum38K ISR™ CPLD Family PRELIMINARY CPLDs Designed for Migration Features • High density — 30K to 100K usable gates — 512 to 1536 macrocells — 136 to 302 maximum I/O pins — Eight Dedicated Inputs including four clock pins and four global I/O control signal pins; four JTAG interface pins for reconfigurability/boundary scan
|
Original
|
Quantum38KTM
CY38K100
208-pin
208EQFP)
Quantum38K30
Quantum38K50
Quantum38K
100K preset horizontal
LB 124 d
LB 124 transistor
verilog code for implementation of eeprom
38K30
j510
|
PDF
|
84 FBGA
Abstract: 39K100 39K200 39K30 39K50 388-BGA
Text: Delta39K ISR™ CPLD Family CPLDs at FPGA Densities™ Features • Multiple I/O standards supported — LVCMOS 3.3/3.0/2.5/1.8V , LVTTL, 3.3V PCI, SSTL2 (I-II), SSTL3 (I-II), HSTL (I-IV), and GTL+ • Compatible with NOBL™, ZBT™, and QDR™ SRAMs
|
Original
|
Delta39KTM
66-MHz
64-bit
39K165
208-EQFP,
484-FBGA,
388-BGA,
676-FBGA
84 FBGA
39K100
39K200
39K30
39K50
388-BGA
|
PDF
|
Untitled
Abstract: No abstract text available
Text: Quantum38K ISR™ CPLD Family CPLDs Designed for Migration Features • High density — 30K to 100K usable gates — 512 to 1536 macrocells — 136 to 302 maximum I/O pins — Eight dedicated inputs including four clock pins and four global I/O control signal pins; four JTAG
|
Original
|
Quantum38Kâ
125-MHz
18-mm
Quantum38K30
Quantum38K50
Quantum38K
|
PDF
|
Untitled
Abstract: No abstract text available
Text: Quantum38K ISR™ CPLD Family PRELIMINARY CPLDs at ASIC Prices™ Features • High density — 30K to 100K usable gates — 512 to 1536 macrocells — 136 to 302 maximum I/O pins — 8 Dedicated Inputs including 4 clock pins and 4 global I/O control signal pins; 4 JTAG interface pins
|
Original
|
Quantum38KTM
38K15
144FBGA
MIL-STD-883"
/JESD22-A114-A
83MHz
66MHz"
125MHz
83MHz"
Quantum38K
|
PDF
|
8kx1 RAM
Abstract: No abstract text available
Text: Delta39K ISR™ CPLD Family PRELIMINARY CPLDs at FPGA Densities™ Features • Multiple I/O standards supported — LVCMOS 3.3/3.0/2.5/1.8V , LVTTL, 3.3V PCI, SSTL2 (I-II), SSTL3 (I-II), HSTL (I-IV), and GTL+ • Compatible with NOBL™, ZBT™, and QDR™ SRAMs
|
Original
|
Delta39KTM
233-MHz
MIL-STD-883"
/JESD22A114-A
39K50
39K30
Delta39K
39K165/200
CY3LV002
CY3LV020.
8kx1 RAM
|
PDF
|
39k200
Abstract: CY39200V
Text: Delta39K ISR™ CPLD Family PRELIMINARY CPLDs at FPGA Densities™ Features •Multiple I/O standards supported — LVCMOS 3.3/3.0/2.5/1.8V , LVTTL, 3.3V PCI, SSTL2 (I-II), SSTL3 (I-II), HSTL (I-IV), and GTL+ •Compatible with NOBL™, ZBT™, and QDR™ SRAMs
|
Original
|
Delta39KTM
250-MHz
39k200
CY39200V
|
PDF
|
208EQFP
Abstract: No abstract text available
Text: Quantum38K ISR™ CPLD Family CPLDs Designed for Migration Features • High density — 30K to 100K usable gates — 512 to 1536 macrocells — 136 to 302 maximum I/O pins — Eight dedicated inputs including four clock pins and four global I/O control signal pins; four JTAG
|
Original
|
Quantum38KTM
125-MHz
18-mm
Quantum38K30
Quantum38K50
Quantum38K
208EQFP
|
PDF
|
CY39200V
Abstract: No abstract text available
Text: Delta39K ISR™ CPLD Family PRELIMINARY CPLDs at FPGA Densities™ •Multiple I/O standards supported — LVCMOS, LVTTL, 3.3V PCI, SSTL2 I-II , SSTL3 (I-II), HSTL (I-IV), and GTL+ •Compatible with NOBL™, ZBT™, and QDR™ SRAMs •Programmable slew rate control on each I/O pin
|
Original
|
Delta39KTM
NT208
51-85069-B
388-Lead
MG388
256-Ball
BB256/MB256
1-85108-A
CY39200V
|
PDF
|
CY3LV010
Abstract: 38K30 CYDH2200E 38K50
Text: Quantum38K ISR™ CPLD Family PRELIMINARY CPLDs at ASIC Prices™ Features • High density — 30K to 100K usable gates — 512 to 1536 macrocells — 136 to 302 maximum I/O pins — Eight Dedicated Inputs including four clock pins and four global I/O control signal pins; four JTAG interface pins for reconfigurability/boundary scan
|
Original
|
Quantum38KTM
Quantum38K
CY38K100
208-pin
208EQFP)
CY3LV010
38K30
CYDH2200E
38K50
|
PDF
|
bga 484 0.8mm pitch
Abstract: 20532 tqfp 39K100 39K200 39K30 39K50 484FBGA CY39200V208-181NTXC CY39100V208B-125NTxC cy39030v208-125ntxc
Text: Delta39K ISR™ CPLD Family CPLDs at FPGA Densities™ Features • Multiple I/O standards supported — LVCMOS 3.3/3.0/2.5/1.8V , LVTTL, 3.3V PCI, SSTL2 (I-II), SSTL3 (I-II), HSTL (I-IV), and GTL+ • Compatible with NOBL™, ZBT™, and QDR™ SRAMs
|
Original
|
Delta39KTM
66-MHz
64-bit
39K165
208-EQFP,
484-FBGA,
388-BGA,
676-FBGA
bga 484 0.8mm pitch
20532 tqfp
39K100
39K200
39K30
39K50
484FBGA
CY39200V208-181NTXC
CY39100V208B-125NTxC
cy39030v208-125ntxc
|
PDF
|
CY39100V484-125BBI
Abstract: "Single-Port RAM" delta39k
Text: Delta39K ISR™ CPLD Family PRELIMINARY CPLDs at FPGA Densities™ •Multiple I/O standards supported — LVCMOS, LVTTL, 3.3V PCI, SSTL2 I-II , SSTL3 (I-II), HSTL (I-IV), and GTL+ •Compatible with NOBL™, ZBT™, and QDR™ SRAMs •Programmable slew rate control on each I/O pin
|
Original
|
Delta39KTM
CY39100V484-125BBI
"Single-Port RAM"
delta39k
|
PDF
|
WIDE BUS FAMILY
Abstract: No abstract text available
Text: Quantum38K ISR™ CPLD Family PRELIMINARY CPLDs at ASIC Prices™ Features • High density — 15K to 100K usable gates — 256 to 1536 macrocells — 92 to 302 maximum I/O pins — 8 Dedicated Inputs including 4 clock pins and 4 global control signal pins; 4 JTAG interface pins for
|
Original
|
Quantum38KTM
WIDE BUS FAMILY
|
PDF
|
NT208
Abstract: 1kx8 rom 250NTC
Text: Delta39K ISR™ CPLD Family PRELIMINARY CPLDs at FPGA Densities™ •Carry-chain logic for fast and efficient arithmetic operations •Multiple I/O standards supported — LVCMOS 3.3/3.0/2.5/1.8V , LVTTL, 3.3V PCI, SSTL2 (I-II), SSTL3 (I-II), HSTL (I-IV), and GTL+
|
Original
|
Delta39KTM
250-MHz
NT208
1kx8 rom
250NTC
|
PDF
|
|
|